

DWG ISSUE	CD ISSUE	DWG ISSUE	CD ISSUE	DWG ISSUE	CD ISSUE
1	1				
DWG ISSUE	CD ISSUE	DATE REBUILT	OWNER	APPR	
2A	1 APPX 1A	11-10-75	AS- LEO CNR	JED RFB	
3B	1 APPX 2B	5-7-76	CNR	JED RFB	
4D	1 APPX 3D	7-11-77	NATAS TCH	CE- LEO JED	
5AC	2AC	7-19-77	NATAS TCH	CE- LEO JED	

MAC 10 1193

SHEET INDEX NOTES		PROPORTIONING INFORMATION	
		CATEGORY	NO.
1. WHEN CHANGES ARE MADE IN THIS DRAWING, ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.		CIRCUIT PACK SCHEMATIC	CPS-X
2. THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.		EQUIPMENT DRAWING	J1C053A
		KS-21447 MINIRECORDER CKT	SD-97736-01
		DC-DC CONVERTER (J87421A)	SD-82327-01
3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE SHEET INDEX.			
4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.			
5. THE LAST ISSUE NUMBER OF THE SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.		X - SCHEMATICS OF ALL FA,FB,FC AND JK-CODE CIRCUIT PACKS USED IN THIS CIRCUIT ARE SHOWN ON DRAWINGS NUMBERED WITH A CPS PREFIX FOLLOWED BY THE CODE OF THE PACK, e.g., CPS-JK10	

ISSUE
5AC

AT&TCO
STANDARD

SD-IC904-OI-AI
52 SHEETS

BELL TELEPHONE LABORATORIES
INCORPORATED


APPARATUS INDEX

A	APP FIGURE			LOCATION			
	EQUIP LOC	NO.	SH NO.	DESIG	FS/SYM	APPFIG	EQPT
B	CIRCUIT PACKS			CIRCUIT PACKS-CP			
	05-16	1	C1	BT-A	2/1	1	05-17
	05-17	1	C1	BT-B	2/2	1	05-16
	05-19	1	C1	BUF-A	3/1	1	05-31
	05-20	1	C1	BUF-B	3/2	1	05-29
	05-21	1	C1	BUF-C	3/3	1	05-28
	05-22	1	C1	BUF-D	3/4	1	05-27
	05-24	2	C1	CTTC-A	4/1	1	05-22
	05-25	2	C1	CTTC-B	4/2	1	05-21
	05-27	1	C1	CTTC-C	4/3	1	05-20
C	05-28	1	C1	CTTC-D	4/4	1	05-19
	05-29	1	C1	SDSC-A	7/1	2	05-25
	05-31	1	C1	SDSC-B	7/2	2	05-24
	05-32	1	C1	SPI-A	1/1	1	05-34
	05-33	1	C1	SPI-B	1/2	1	05-33
	05-34	1	C1	SPI-C	1/3	1	05-32
	DESIG			CT TRANSPORT			
	BT-A	1	C1	CTT-J5	5/2	1	04-10R
	BT-R	1	C1	CTT-J6	5/1	1	04-04R
	BUF-A	1	C1	POWER MODULE			
BUF-B	1	C1	PM1	6/1	1	05-39	
D	BUF-C	1	C1	PM2	6/2	1	05-44
	BUF-D	1	C1	SWITCH			
	CTTC-A	1	C1	SW1	6/3	1	01-39
	CTTC-B	1	C1				
	CTTC-C	1	C1				
	CTTC-D	1	C1				
	SDSC-A	2	C1				
	SDSC-B	2	C1				
	SPI-A	1	C1				
	SPI-B	1	C1				
E	SPI-C	1	C1				

SD-1C904-01-A2

TAPE DATA CONTROLLER		ISSUE 5AC	
BELL TELEPHONE LABORATORIES INCORPORATED		DWG SIZE C2	SD-1C904-01-A2

PART OF FS 1
INTERCONNECTION AND FLOW DIAGRAM



PART OF FS 1
SERIAL PERIPHERAL INTERFACE

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
+5VB	+5 VOLT POWER BUS B
ACKIO	ACKNOWLEDGE INTERRUPT COMMAND, ACTIVE LOW
BPH0	BUFFERED PARITY HIGH BIT
BPLO	BUFFERED PARITY LOW BIT
B(00-15)0	BUFFERED BUS BITS 00 THROUGH 15
CLK	COMMON PARALLEL BUS SQUARE WAVE CLOCK PULSE TRAIN WITH 600 NS PERIOD
ERO	REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE CC, LOW ACTIVE
GINFO	GATE ONTO INFORMATION BUS
GPRO	REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, ACTIVE LOW
GPO	REQUEST TO BT TO GENERATE PARITY OVER THE STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS
GRDB	GROUND RETURN FOR +5V POWER BUS B
INFPHO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 HIGH-ORDER DATA BITS, LOW = LOGICAL ONE
INFPLO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 3 LOW-ORDER DATA BITS, LOW = LOGICAL ONE
INF(00-15)0	COMMON PARALLEL BUS BITS (00-15), LOW = LOGICAL ONE
INITO	TDC INITIALIZE COMMAND, LOW ACTIVE
INTPO	CC-INTERRUPT FOR OFF-LINE BUFFER SERVICING, ACTIVE LOW
MYINTAN	MY INTERRUPT A OUTPUT NEGATIVE LEAD TO ASSOCIATED CC
MYINTAP	MY INTERRUPT A OUTPUT POSITIVE LEAD TO ASSOCIATED CC
MYINTBN	MY INTERRUPT B OUTPUT NEGATIVE LEAD TO OTHER CC
MYINTBP	MY INTERRUPT B OUTPUT POSITIVE LEAD TO OTHER CC
MYRAN	MY RECEIVE A INPUT NEGATIVE LEAD FROM ASSOCIATED CC
MYRAP	MY RECEIVE A INPUT POSITIVE LEAD FROM ASSOCIATED CC
MYRBN	MY RECEIVE B INPUT NEGATIVE LEAD FROM OTHER CC
MYRBP	MY RECEIVE B INPUT POSITIVE LEAD FROM OTHER CC
MYSAN	MY SEND A OUTPUT NEGATIVE LEAD TO ASSOCIATED CC
MYSAP	MY SEND A OUTPUT POSITIVE LEAD TO ASSOCIATED CC
MYSBN	MY SEND B OUTPUT NEGATIVE LEAD TO OTHER CC
MYSBP	MY SEND B OUTPUT POSITIVE LEAD TO OTHER CC
PLIOB0	PARALLEL LOAD IOB REGISTER
RC0	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET THEM AS A COMMAND, LOW ACTIVE

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
RD0	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS, ACTIVE LOW
RSETD1	RESET THE SPI
RSHPOA	RECOVERED SHIFT PULSE
SCB10	START CODE BIT 1
SCB20	START CODE BIT 2
SD0	ADDRESSED DEVICE TO SEND DATA TO THE SPI ON THE COMMON PARALLEL BUS, ACTIVE LOW
SPER1	SERIAL PARITY ERROR REPLY
SPE1	SERIAL PARITY ERROR
SST0	ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW
STOPB0	STOP BUFFERED SIGNAL
STRTR1	START REPLY
SYNCO	A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW
WAIT0	A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE COMMON PARALLEL BUS, ACTIVE LOW
101ST0	101 START CODE

TAPE DATA CONTROLLER

DWG SIZE
C2

ISSUE
5AC

BELL LABORATORIES

SD-1C904-01

B1A8

PRINTED IN U. S. A.

06/15/77

PART OF FS 1 SERIAL PERIPHERAL INTERFACE

SYMBOL NO. 1 SERIAL PERIPHERAL INTERFACE - A

SYMBOL NO. 1 (CONT) SERIAL PERIPHERAL INTERFACE - A

SYMBOL NO. 2 SERIAL PERIPHERAL INTERFACE - B

SYMBOL NO. 2 (CONT) SERIAL PERIPHERAL INTERFACE - B

DESIG							EOPT							LOC							CODE							ELEM							IDENT							OPT																																																																					
SPI-A							05-34							JK5							A							SPI-A							05-34							JK5							A							SPI-B							05-33							JK6							A							SPI-B							05-33							JK6							A						
FS INFO							CP INFO							FS INFO							CP INFO							FS INFO							CP INFO							FS INFO							CP INFO							FS INFO							CP INFO							FS INFO							CP INFO																																		
LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM.	MOD	LOC	LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM.	MOD	LOC	LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM.	MOD	LOC	LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM.	MOD	LOC	LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM.	MOD	LOC																																																																			
+SVB	PWR	001	019		203	BSD1	PTORO	3G2																																																																																																							

PART OF FS 1
SERIAL PERIPHERAL INTERFACE

SYMBOL NO. 3
SERIAL PERIPHERAL INTERFACE - C

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
SPI-C	05-32	JK7	A	

FS INFO CP INFO

LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
+SVB	PWR	000		203	+SV	
	PWR	119		203	+SV	
ACK10	0	003	2/1,3/1		ACK10	2H1
B000	1	202	1/2		B000	2A3
B010	1	201	1/2		B010	2A3
B020	1	300	1/2		B020	2A2
B030	1	002	1/2		B030	2A4
B040	1	101	1/2		B040	2A3
B050	1	100	1/2		B050	2A3
B120	1	301	1/2		B120	2A1
B130	1	302	1/2		B130	2A1
B140	1	001	1/2		B140	2A1
B150	1	203	1/2		B150	2A0
CLK	0	103	2/1,3/1 (2)7/1		CLK	2H6
ER0	1	117	2/1		ER0	3A7
GINFO	0	013	1/1		GINFO	3H3
GRDB	GRD	060		203	GRD	
	GRD	260		203	GRD	
	GRD	200		203	GRD	
	GRD	319		203	GRD	
INIT0	0	318	2/1,3/1 4/1,(2)7/1		INIT0	2H1
PLIOB0	0	112	1/2		PLIOB0	3H2
RC0	0	216	2/1,3/1 4/1,(2)7/1		RC0	2H4
RD0	0	007	2/1,3/1 (2)7/1		RD0	2H5
RSETD1	1	014	1/1		RSET1	3A8
	1	113	1/1		RSETD1	3A5
RSHP0A	1	111	1/2		RSHP0A	2A5
SCB10	1	010	1/2		SCB10	2A5
SCB20	1	102	1/2		SCB20	2A4
SD0	0	011	2/1,3/1		SD0	2H0
SPER1	0	114	1/1		SPER1	2H9
SPE1	1	018	1/2		SPE1	2A7
SST0	0	217	2/1,3/1 4/4,(2)7/1		SST0	2H1
STOPB0	1	118	1/2		STOPB0	2A8
STRTR1	0	110	1/2		STRTR1	3H6
SYNCO	10	303	2/1		SYNCO	2A5
WAIT0	1	104	2/1		WAIT0	2A7
101ST0	0	019	1/2		101ST0	2H8


PART OF FS 1
SYMBOL(S) 3

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES		SD-1C904-01	
		B1CB	

PRINTED IN U. S. A. 07/13/77

PART OF FS 2

BUS TERMINATOR
INTERCONNECTION AND FLOW DIAGRAM



PART OF FS 2
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	SAC
BELL LABORATORIES	SD-IC904-01		B2AA

PRINTED IN U.S.A.

PART OF FS 2

BUS TERMINATOR

SYMBOL/LEAD DESIGNATION

MNEMONIC

DEFINITION

+5VA +5 VOLT POWER BUS A

ACKIO ACKNOWLEDGE INTERRUPT COMMAND, ACTIVE LOW

BACRO SERIAL BUFFER BUS CARRY PULSE INDICATING THAT THE ON-LINE (ACTIVE) DATA BUFFER HAS BEEN EITHER FILLED OR EMPTIED, ACTIVE LOW

BA16CRO SERIAL BUFFER BUS 16 BIT CARRY PULSE INDICATING THAT A 16-BIT WORD HAS BEEN TRANSFERRED BETWEEN THE ON LINE DATA BUFFER AND THE DEVICE CONNECTED TO IT, ACTIVE LOW

BCLK SERIAL BUFFER BUS CLOCK-SQUARE WAVE PULSE TRAIN WITH 600 NS PERIOD

BOFLO SERIAL BUFFER BUS OVERFLOW INDICATION, ACTIVE LOW

BSHPO SERIAL BUFFER BUS DATA SHIFT PULSE, ACTIVE LOW

CLK COMMON PARALLEL BUS SQUARE WAVE CLOCK PULSE TRAIN WITH 600 NS PERIOD

CLKRO CLOCK HOLDING REGISTER

ERO REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE CC, ACTIVE LOW

FILLO SERIAL BUFFER BUS FILL OPERATION REQUEST, ACTIVE LOW

GOB1 GATE ONTO BUS

GPRO REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, LOW ACTIVE

GPO REQUEST TO BT TO GENERATE PARITY OVER STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS

GRDA GROUND RETURN FOR +5V POWER BUS A

IBO(0-5)1 INTERNAL BUFFERED BUS LEADS BITS 00 THROUGH 05

INFPHO COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 HIGH-ORDER DATA BITS, LOW = LOGICAL ONE

INFPLO COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 LOW-ORDER DATA BITS, LOW = LOGICAL ONE

INF(00-15)0 COMMON PARALLEL BUS BITS (00-15), LOW = LOGICAL ONE

INITO TDC INITIALIZE COMMAND, LOW ACTIVE

INTPO CC-INTERRUPT FOR OFF-LINE BUFFER SERVICING, ACTIVE LOW

RCO ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET THEM AS A COMMAND, LOW ACTIVE

RDO ADDRESSED DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS, ACTIVE LOW

SDINO SERIAL BUFFER BUS DATA INPUT TO THE BUFFER UNIT, LOW = LOGICAL ONE

SDOTO SERIAL BUFFER BUS DATA OUTPUT FROM THE BUFFER UNIT, LOW = LOGICAL ONE

SDO ADDRESSED DEVICE TO SEND DATA TO THE SPI ON COMMON PARALLEL BUS, ACTIVE LOW

SSTO ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW

SYMBOL/LEAD DESIGNATION

MNEMONIC

DEFINITION

SYNCO A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW

WAITO A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE COMMON PARALLEL BUS, ACTIVE LOW

TAPE DATA CONTROLLER

DWG SIZE
C2

ISSUE
5AC

BELL LABORATORIES

SD-1C904-01

B2AB

PRINTED IN U. S. A.

06/15/77

PART OF FS 2 BUS TERMINATOR

SYMBOL NO. 1 BUS TERMINATOR - A

SYMBOL NO. 2 BUS TERMINATOR - B

DESIG BT-A	EOPT LOC 05-17	CODE JK8	ELEM IDENT A	OPT
FS INFO			CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
		118 201 301		
+5VA	PMR	000 119		203 203
ACK10 BACR0 BA16CR0	I I I	115 300 213	1/3 3/4 3/4	
BCLK BOFLO BSHPO	I I I	314 313 019	3/2 3/2 4/3	
CLK CLKR0 ERO	I O OT	103 003 117	1/3 2/2 3/1,4/4 (2)7/1 1/3	
FILLO GOB1 GPR0	I O O	316 004 101	4/3 2/2 1/1,3/1 4/4,(2)7/1	
GPO GRDA	I GRD GRD	202 060 260	3/1	203 203
IB001	GRD GRD I	200 319 110	2/2	203 203
IB011 IB021 IB031	I I I	109 009 010	2/2 2/2 2/2	
IB041 IB051 INIT0	I I I	011 111 116	2/2 2/2 1/3	
INTP0	OT I I	302 1 216	3/1 1/1 1/3	
RC0 RD0	I I	007	1/3	
SDINO SDOT0 SD0	I I I	218 018 016	3/2 3/4 1/3	
SST0 SYNCO	I OT	217 303	1/3 3/1,4/4 (2)7/1 1/3	
WAIT0	I OT I	104	3/1,4/4 (2)7/1 1/3	

DESIG BT-B	EOPT LOC 05-16	CODE JK9	ELEM IDENT A	OPT
FS INFO			CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+5VA	PMR	000 119		203 203
CLKR0	PMR I	009	2/1	
GOB1 GRDA	I GRD GRD	102 060 260	2/1	203 203
IB001	GRD GRD O	200 319 117	2/1	203 203
IB011 IB021 IB031	O O O	017 018 118	2/1 2/1 2/1	
IB041 IB051 INFPH0	O O OT	013 113 203	2/1 2/1 1/1	
INFPL0 INF000 INF010	OT OI OI	301 215 314	1/1 1/1 1/1	
INF020 INF030 INF040	OI OI OI	211 310 116	1/1 1/1 1/1	
INF050 INF060 INF070	OI OI OI	214 205 304	1/1 1/1 1/1	
INF080 INF090 INF100	OI OI OI	206 305 010	1/1 1/1 1/1	
INF110 INF120 INF130	OI OI OI	109 207 307	1/1 1/1 1/1	
INF140 INF150	OI OI	312 212	1/1 1/1	


PART OF FS 2
SYMBOL(S) 1 2

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	B2CA	

PRINTED IN U. S. A.

07/13/77

PART OF FS 3 BUFFER INTERCONNECTION AND FLOW DIAGRAM



PART OF FS 3
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-1C904-01	B3AA	

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
+5VA	+5 VOLT POWER BUS A
+5VB	+5 VOLT POWER BUS B
-17.20V	INPUT TO BUFFER VOLTAGE REGULATOR
ACKIO	ACKNOWLEDGE INTERRUPT COMMAND, ACTIVE LOW
BACRO	SERIAL BUFFER BUS CARRY PULSE INDICATING THAT THE ON-LINE (ACTIVE) DATA BUFFER HAS BEEN EITHER FILLED OR EMPTIED, ACTIVE LOW
BA16CRO	SERIAL BUFFER BUS 16 BIT CARRY PULSE INDICATING THAT A 16-BIT WORD HAS BEEN TRANSFERRED BETWEEN THE ON-LINE DATA BUFFER AND THE DEVICE CONNECTED TO IT, ACTIVE LOW
BCLK	SERIAL BUFFER BUS CLOCK - SQUARE WAVE PULSE TRAIN WITH 600 NS PERIOD
BLK.CBR1	INHIBIT THE CLEARING OF THE BUFFER READY FLAG
BOFLO	SERIAL BUFFER BUS OVERFLOW INDICATION, ACTIVE LOW
BR0	OFF-LINE BUFFER READY FOR SERVICING FLAG, ACTIVE LOW
BSHP0	SERIAL BUFFER BUS DATA SHIFT PULSE, ACTIVE LOW
BUSY0	BUFFER BUSY - OFF-LINE BUFFER SEQUENCE IN PROGRESS, ACTIVE LOW
C.BR1	DECODED CLEAR BUFFER READY FLAG COMMAND, ACTIVE HIGH
C.STC1	CLEAR THE STUFF COUNTER, ACTIVE HIGH
CLC01	CLEAR THE COUNTER ASSOCIATED WITH 1024-BIT BUF0, ACTIVE HIGH
CLC11	CLEAR THE COUNTER ASSOCIATED WITH 1024-BIT BUF1, ACTIVE HIGH
CLK	COMMON PARALLEL BUS SQUARE WAVE CLOCK PULSE TRAIN WITH 600 NS PERIOD
CLKITR0	SERIAL SHIFT THE INTERMEDIATE TRANSFER REGISTER ON THE TRAILING EDGE OF A LOW-GOING PULSE
DV.FILL1	DECODED ON-LINE BUFFER FILL MAINTENANCE COMMAND, ACTIVE LOW
ENDT0	ENABLE DATA TRANSFER - GATE THE INTERMEDIATE TRANSFER REGISTER ONTO THE COMMON PARALLEL BUS, ACTIVE LOW
ER0	REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE CC, LOW ACTIVE
FILLO	SERIAL BUFFER BUS FILL OPERATION REQUEST, ACTIVE LOW
GPR0	REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, LOW ACTIVE
GPO	REQUEST TO BT TO GENERATE PARITY OVER THE STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS
GRDA	GROUND BUS A
GRDB	GROUND BUS B
INFPHO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 HIGH-ORDER DATA BITS, LOW = LOGICAL ONE

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
INFPLO	COMMON PARALLEL BUS PARITY BIT (ODD) OVER THE 8 LOW-ORDER DATA BITS, LOW = LOGICAL ONE
INF(00-15)0	COMMON PARALLEL BUS BITS (00-15), LOW = LOGICAL ONE
INIT0	TDC INITIALIZE COMMAND, LOW ACTIVE
INTP0	CC-INTERRUPT FOR OFF-LINE BUFFER SERVICING, ACTIVE LOW
I16BC1	16 BIT CARRY PULSE INDICATING THAT A 16-BIT WORD HAS BEEN TRANSFERRED BETWEEN THE OFF-LINE BUFFER AND THE INTERMEDIATE TRANSFER REGISTER, ACTIVE HIGH
LDD0	SERIAL DATA INPUT TO THE OFF-LINE BUFFER FROM THE INTERMEDIATE TRANSFER REGISTER, LOW = LOGICAL 1
LDITR1	LOAD THE INTERMEDIATE TRANSFER REGISTER FROM THE COMMON PARALLEL BUS ON A HIGH TO LOW TRANSITION
LDPCCK0	LOAD OPERATION PARITY CHECK DELAY, ACTIVE LOW. GUARANTEES THAT A PARALLEL PARITY ERROR IS REPORTED IN THE FOLLOWING STATUS REPLY
LOAD0	ENABLES THE LOADING OF THE PARALLEL PARITY BITS INTO THE INTERMEDIATE TRANSFER REGISTER FROM THE COMMON PARALLEL BUS
MRSTA1	BUFFER MASTER RESET, ACTIVE HIGH
OFLCLK1	CLOCK THE OFF-LINE BUFFER AND ITS ASSOCIATED COUNTER ON A HIGH TO LOW TRANSITION
ONLCLK0	CLOCK THE ON-LINE BUFFER AND ITS ASSOCIATED COUNTER ON A LOW TO HIGH TRANSITION
PE1	PARALLEL PARITY ERROR, ACTIVE HIGH
PN48	-48 VOLT POWER FROM TDC POWER SWITCH TO BUF CIRCUIT (SUPPLIED FROM -48VA)
PPEH0	PARALLEL PARITY ERROR IN THE HIGH ORDER BITS DURING ITR REGISTRATION, ACTIVE LOW
PPELO	PARALLEL PARITY ERROR IN THE LOW ORDER BITS DURING ITR REGISTRATION, ACTIVE LOW
RC0	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET THEM AS A COMMAND, LOW ACTIVE
RDO	ADDRESSED DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS, ACTIVE LOW
SDINO	SERIAL BUFFER BUS DATA INPUT TO THE BUFFER UNIT, LOW = LOGICAL ONE
SDITR0	SERIAL DATA INPUT TO INTERMEDIATE TRANSFER REGISTER FROM THE OFF-LINE BUFFER, LOW = LOGICAL 1
SDOT0	SERIAL BUFFER BUS DATA OUTPUT FROM THE BUFFER UNIT, LOW = LOGICAL ONE
SDO	ADDRESSED DEVICE TO SEND DATA TO THE SPI ON THE COMMON PARALLEL BUS, ACTIVE LOW
SHIFT1	INTERMEDIATE TRANSFER REGISTER SERIAL SHIFT MODE, ACTIVE HIGH
SST0	ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW
ST.CLK0	STOP THE BUFFER CLOCK, ACTIVE LOW

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
STFILL0	FILL OPERATION IN PROGRESS STATUS INDICATION, ACTIVE LOW
STUFF0	DECODED OFF-LINE BUFFER STUFF COMMAND, ACTIVE LOW
SWB1	DECODED BUFFER SWITCH COMMAND, ACTIVE HIGH
SYNC0	A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW
TG.SEQ1	TOGGLE THE FIRST ELEMENT OF THE OFF-LINE BUFFER SEQUENCER CHAIN ON A HIGH TO LOW TRANSITION
UNLOAD0	INHIBIT PARALLEL PARITY CHECKING WHILE UNLOADING THE INTERMEDIATE TRANSFER REGISTER ONTO THE COMMON PARALLEL BUS, ACTIVE LOW
WAIT0	A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE COMMON PARALLEL BUS, ACTIVE LOW
1ACT0	1024-BIT BUF1 IS ON-LINE (ACTIVE), ACTIVE LOW

TAPE DATA CONTROLLER

DWG SIZE
C2ISSUE
5AC

BELL LABORATORIES

SD-1C904-01

B3AB

PRINTED IN U. S. A.

06/15/77

PART OF FS 3

BUFFER

SYMBOL NO. 1

BUFFER - A

SYMBOL NO. 1

BUFFER - A

(CONT)

SYMBOL NO. 2

BUFFER - B

(CONT)

SYMBOL NO. 4

BUFFER - D

DESIG	EOPT	CODE	ELEM	OPT
BUF-A	LOC		IDENT	
05-31	JK10		A	
FS INFO				
LEAD	FUNC	TERM.	DESTINATION	NOTE
DESIG				
+5VB	PWR	205		203
	PWR	119		203
ACK10	I	308	1/3	
BLK.CBR1	I	005	3/2	
BOFLO	I	207	3/2	
BRO	I	004	3/2	
BUSYO	I	302	3/2	
C.BR1	O	105	3/2	
C.STC1	O	111	3/2	
CLC01	O	309	3/4	
CLC11	O	008	3/4	
CLK	I	305	1/3	
DV.FILL1	O	110	3/2	
ENDT0	O	109	3/3	
ERO	OT	304	2/1	
GPRO	I	019	2/1	
GPO	OT	117	4/4, (2)7/1	
	I		1/1, 2/1	
GRDB	GRD	0GD		203
	GRD	2GD		203
	GRD	200		203
INF000	GRD	319		203
	OT	003	1/1	
	I	013	1/1	
INF010	OT	016	1/1	
	OT	100	1/1	
	I	113	1/1	
INF020	I	014	1/1	
INF030	OT	002	1/1	
	I	114	1/1	
INF040	I	012	1/1	
INF050	I	112	1/1	
INF060	OT	101	1/1	
INF070	OT	102	1/1	
INF080	OT	201	1/1	
INF090	OT	315	1/1	
INF100	I	217	1/1	
	OT	314	1/1	
	I	216	1/1	
INF110	OT	214	1/1	
	I	011	1/1	
INF120	OT	213	1/1	
	I	313	1/1	
INF130	OT	306	1/1	
	I	007	1/1	
INF140	OT	206	1/1	
	I	106	1/1	
INF150	OT	300	1/1	
INIT0	I	006	1/1	
INTP0	OT	017	2/1	
LDITR1	O	203	3/3	
LDPCKD0	I	318	3/2	
LOAD0	O	215	3/3	
MRSTA1	O	204	3/2	
PE1	I	001	3/2	
RC0	I	118	1/3	

DESIG	EOPT	CODE	ELEM	OPT
BUF-A	LOC		IDENT	
05-31	JK10		A	
FS INFO				
LEAD	FUNC	TERM.	DESTINATION	NOTE
DESIG				
RDO	I	115	1/3	
SD0	I	018	1/3	
SST0	I	116	1/3	
ST.CLK0	O	108	3/2	
STFILL0	I	104	3/2	
STUFF0	O	212	3/2	
SWB1	O	009	3/2	
SYNCO	OT	103	2/1	
TG.SEQ1	O	010	3/2	
UNLOAD0	O	209	3/2	
WAIT0	OT	015	2/1	
1ACT0	I	208	3/2	
CP INFO				
TERM.	MOD	LOC		
RDO		2A3		
SD0		2A2		
SST0		2A3		
ST.CLK0		2H1		
STFILL0		3A2		
STUFF0		3H6		
SWB1		3H4		
SYNCO		2H2		
TG.SEQ1		3H5		
UNLOAD0		3H6		
WAIT0		2H4		
1ACT0		3A9		
SYMBOL NO. 2				
BUFFER - B				
DESIG	EOPT	CODE	ELEM	OPT
BUF-B	LOC		IDENT	
05-29	JK11		A	
FS INFO				
LEAD	FUNC	TERM.	DESTINATION	NOTE
DESIG				
+5VA	PWR	000		203
	PWR	119		203
BACR0	I	018	3/4	
BCLK	O	116	2/1	
BLK.CBR1	O	007	3/1	
BOFLO	O	017	2/1, 3/1	
			4/3, (2)7/1	
BRO	O	015	3/1, (2)7/1	
BSHP0	I	019	4/3	
BUSYO	O	100	3/1	
C.BR1	I	013	3/1	
C.STC1	I	012	3/1	
CLK.ITR0	O	003	3/3	
DV.FILL1	I	115	3/1	
FILL0	I	016	4/3	
GRDA	GRD	0GD		203
	GRD	2GD		203
	GRD	319		203
116BC1	I	105	3/4	
LDPCKD0	O	010	3/1	
MRSTA1	I	014	3/1	
OFLCLK1	O	103	3/4	
ONLCLK0	O	113	3/4	
PE1	O	111	3/1	
PPEH0	I	002	3/3	
PPELO	I	102	3/3	
SDINO	OT	117	4/3, (2)7/2	
	I		2/1, 3/4	
SDOT0	I	118	3/4	
SHIFT1	O	004	3/3	
ST.CLK0	I	101	3/1	
CP INFO				
TERM.	MOD	LOC		
+5V				
+5V				
BACR0		3A2		
BCLK		2H7		
BLK.CBR1		3H5		
BOFLO		3H4		
BRO		3H6		
BSHP0		2A9		
BUSYO		2H3		
C.BR1		3A1		
C.STC1		2A5		
CLK.ITR0		2H3		
DV.FILL1		2A8		
FILL0		2A8		
GRD				
GRD				
GRD				
116BC1		3A1		
LDPCKD0		2H1		
MRSTA1		2A5		
OFLCLK1		2H2		
ONLCLK0		3H3		
PE1		2H0		
PPEH0		2A0		
PPELO		2A0		
SDINO		3H0		
SDOT0		3A0		
SHIFT1		2H4		
ST.CLK0		2A6		

DESIG	EOPT	CODE	ELEM	OPT
BUF-B	LOC		IDENT	
05-29	JK11		A	
FS INFO				
LEAD	FUNC	TERM.	DESTINATION	NOTE
DESIG				
STFILL0	O	011	3/1	
STUFF0	I	107	3/1	
SWB1	I	112	3/1	
TG.SEQ1	I	104	3/1	
UNLOAD0	I	001	3/1	
1ACT0	O	114	3/1, 3/4	
CP INFO				
TERM.	MOD	LOC		
STFILL0		2H9		
STUFF0		2A0		
SWB1		3A5		
TG.SEQ1		2A2		
UNLOAD0		2A0		
1ACT0		3H4		
SYMBOL NO. 3				
BUFFER - C				
DESIG	EOPT	CODE	ELEM	OPT
BUF-C	LOC		IDENT	
05-28	JK12		A	
FS INFO				
LEAD	FUNC	TERM.	DESTINATION	NOTE
DESIG				
+5VA	PWR	115		203
	PWR	000		203
	PWR	119		203
-17.20V	OT	018	3/3	
	OT	118		
CLK.ITR0	I	015	3/4	
	I		3/2	
ENDT0	I	104	3/1	
GRDA	GRD	0GD		203
	GRD	2GD		203
	GRD	200		203
INFPH0	GRD	319		203
	OT	101	1/1	
INFPLO	OI	005	1/1	
INF000	OI	116	1/1	
INF010	OI	216	1/1	
INF020	OI	016	1/1	
INF030	OI	315	1/1	
INF040	OI	113	1/1	
INF050	OI	215	1/1	
INF060	OI	013	1/1	
INF070	OI	214	1/1	
INF080	OI	006	1/1	
INF090	OI	207	1/1	
INF100	OI	105	1/1	
INF110	OI	305	1/1	
INF120	OI	003	1/1	
INF130	OI	203	1/1	
INF140	OI	102	1/1	
INF150	OI	301	1/1	
LDD0	O	017	3/4	
LDITR1	I	004	3/1	
LOAD0	I	106	3/1	
PN48	I	217	6/3	
PPEH0	I	317	6/3	
PPELO	O	103	3/2	
	O	114	3/2	
SDITR0		002	3/4	
SHIFT1		014	3/2	
CP INFO				
TERM.	MOD	LOC		
LDD1		2G9		
+5V				
+5V				
-17.20V		2G9		
-17.20V		2G9		
CLK.ITR0		2A3		
ENDT0		2A0		
GRD				
GRD				
GRD				
INFPH0		2H3		
INFPLO		2H6		
INF000		2H6		
INF010		2H6		
INF020		2H5		
INF030		2H5		
INF040		2H4		
INF050		2H4		
INF060		2H4		
INF070		2H4		
INF080		2H2		
INF090		2H2		
INF100		2H2		
INF110		2H2		
INF120		2H1		
INF130		2H1		
INF140		2H1		
INF150		2H0		
LDD0		2G9		
LDITR1		2A6		
LOAD0		2A7		
PN48		2A9		
PPEH0		2A9		
PPELO		2H3		
		2H7		
SDITR0		2A0		
SHIFT1		2A3		

PART OF FS 3
SYMBOL(S) 1 2 3 4


TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES		SD-1C904-01	
		B3CA	

PRINTED IN U. S. A.

07/13/77

PART OF FS 3 BUFFER

COMPOSITE DIAGRAM 1 FUNCTIONAL BLOCK DIAGRAM OF BUFFER



PART OF FS 3
COMPOSITE DIAGRAM 1

TAPE DATA CONTROLLER		DWG SIZE 6S	ISSUE 2A
BELL LABORATORIES		SD-IC904-01	
		B3GA	


PRINTED IN U.S.A.

PART OF FS 3

BUFFER


COMPOSITE DIAGRAM 2

BUFFER SWITCH BLOCK DIAGRAM; COMMAND SEQUENCE FLOWCHARTS




BUFFER SWITCH BLOCK DIAGRAM

FIG. 1



EXAMPLE OF A BUFFER COMMAND SEQUENCE
3ACC TO CTC BLOCK TRANSFER
FIG. 2



EXAMPLE OF A BUFFER COMMAND SEQUENCE
CTC TO 3ACC BLOCK TRANSFER

FIG. 3

PART OF FS 3
COMPOSITE DIAGRAM 2

TAPE DATA CONTROLLER		DWG SIZE 65	ISSUE 2A
BELL LABORATORIES	SD-IC904-01	83GB	

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 3 TIMING DIAGRAMS FOR COMMON PARALLEL BUS COMMUNICATION AND OFF-LINE SEQUENCING








FIG. 5




FIG. 4




FIG. 6

PART OF FS 3
COMPOSITE DIAGRAM 3

TAPE DATA CONTROLLER		DWG SIZE 65	ISSUE 2A
BELL LABORATORIES	SD-IC904-01	B3GC	

PRINTED IN U.S.A.

PART OF FS 3
BUFFER

COMPOSITE DIAGRAM 4
OFF - LINE SHIFTING - LOAD OR UNLOAD OPERATION




FIG. 7

PART OF FS 3
COMPOSITE DIAGRAM 4

TAPE DATA CONTROLLER		
DWG SIZE	ISSUE	
65	2A	
BELL LABORATORIES	SD-1C904-01	B3GD

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 5 OFF-LINE SHIFTING - STUFF OPERATION




FIG. 8

PART OF FS 3
COMPOSITE DIAGRAM 5

COMPOSITE DIAGRAM 5			
TAPE DATA CONTROLLER			
		DWG SIZE 65	ISSUE 2A
BELL LABORATORIES	SD-1C904-01		B3GE
8	PRINTED IN U.S.A.		9

PRINTED IN U.S.A.

PART OF FS 3
BUFFER
COMPOSITE DIAGRAM 6
ON - LINE SHIFTING




FIG. 9

PART OF FS 3
COMPOSITE DIAGRAM 6

TAPE DATA CONTROLLER		(2)	
DWG SIZE 65		ISSUE 2A	
BELL LABORATORIES		SD-IC904-01	
PRINTED IN U.S.A.		B3GF	

PART OF FS 3 BUFFER

COMPOSITE DIAGRAM 7 ØN - LINE SHIFTING - FILL OPERATION

FILL OPERATION (CTTC OR SACC REQUESTED)





FIG. 10

PART OF FS 3
COMPOSITE DIAGRAM 7

TAPE DATA CONTROLLER		2	DWG SIZE 65	ISSUE 2A
BELL LABORATORIES		SD-1C904-01		B3GG

PRINTED IN U.S.A.

PART OF FS 3 BUFFER COMPOSITE DIAGRAM 8 FUNCTIONAL DETAILED DIAGRAM OF BUFFER



TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-IC904-01	B3GH	

PART OF FS 3
 COMPOSITE DIAGRAM 8

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 9

GENERAL INFORMATION AND DESCRIPTION OF BUFFER

1. GENERAL INFORMATION

THE BUFFER UNIT (BUF) IS A TEMPORARY SERIAL MEMORY DEVICE FOR BUFFERING DATA TRANSFERS BETWEEN THE 3ACC AND SERIAL DEVICES ON THE TDC COMMON PARALLEL BUS. BUF IS ESSENTIALLY BUILT AROUND TWO 1024-BIT SHIFT REGISTERS (BUFO, BUF1), WHICH ARE MAINTAINED IN OPPOSITE BUT SWITCHABLE ON-LINE/OFF-LINE STATES. AN ON-LINE BUFFER IS THAT SHIFT REGISTER WHICH IS CONNECTED TO THE SERIAL BUFFER BUS PRESENTLY SERVING THE CARTRIDGE TAPE TRANSPORT CONTROLLER (CTTC). AN OFF-LINE BUFFER IS THAT SHIFT REGISTER WHICH IS CONNECTED INDIRECTLY (THROUGH A SERIAL/PARALLEL CONVERTER) TO THE COMMON PARALLEL BUS AND MAY BE SERVICED BY THE 3ACC. THE DUAL BUFFER STRUCTURE DESCRIBED ALLOWS THE 3ACC TO SERVICE THE OFF-LINE BUFFER AT ITS CONVENIENCE WHILE A CTTC/ON-LINE BUFFER SERIAL CONVERSATION PROGRESSES AT THE CTTC DATA RATE. THE ON-LINE/OFF-LINE BUFFER STATUS SWITCHES AT THE COMPLETION OF EACH 1024-BIT DATA TRANSFER ON THE SERIAL BUS, TRANSPARENTLY PROVIDING THE CTTC WITH A FRESH BUFFER WHILE FLAGGING AN OFF-LINE BUFFER SERVICE REQUEST. BUF INCLUDES FEATURES FOR TRANSFERRING VARIABLE LENGTH DATA BLOCKS IN 16-BIT WORD INCREMENTS.

THE BUF FUNCTIONAL PARTITION DIRECTLY CORRESPONDS TO THE PHYSICAL PARTITION OF THE CIRCUIT ONTO FOUR BOARDS, AS SHOWN IN COMPOSITE DIAGRAM 1. BUF-A (JK10) INTERFACES WITH THE COMMON PARALLEL BUS AND PERFORMS BUF ADDRESS AND COMMAND DECODING. BUF-C (JK12) PROVIDES THE SERIAL/PARALLEL CONVERSION CAPABILITY NECESSARY TO TRANSFER DATA BETWEEN THE COMMON PARALLEL BUS AND THE 1024-BIT SHIFT REGISTERS LOCATED ON BUF-D (JK13). BUF-C ALSO INCLUDES PARITY CHECKING AND GENERATION CIRCUITS. BUF-B (JK11) PERFORMS THE SEQUENCING INVOLVED IN STEERING DATA THROUGH THE BUFFER.

2. GENERAL DESCRIPTION

2.1 ADDRESS DECODING

BUF RESIDES AS A PERIPHERAL DEVICE ON THE COMMON PARALLEL BUS FOR WHICH THE COMMUNICATIONS PROTOCOL HAS BEEN DESCRIBED IN FS 1 AND FS 2. BUF IS ASSIGNED DEVICE CODE 13. THE APPEARANCE OF THIS DEVICE CODE ON THE SIX LOW-ORDER BUS INFORMATION LEADS, ACCOMPANYING AN ACTIVE RC BUS CONTROL LEAD, ADDRESSES BUF AND ENABLES THE DECODING OF COMMAND INFORMATION ON THE TEN HIGH-ORDER BUS INFORMATION LEADS. ONCE SELECTED, BUF LATCHES INTO AN ADDRESSED STATE, TURNING ITSELF ON TO FURTHER PARALLEL BUS COMMUNICATION. BUF IS DESELECTED UPON THE RECEPTION OF AN RC SIGNAL ACCOMPANIED BY OTHER THAN A 13 DEVICE CODE.

2.2 COMMAND DECODING

CODED COMMAND INFORMATION IS BROUGHT INTO THE COMMAND DECODER ON THE THREE HIGHEST ORDER BUS INFORMATION LEADS. THE DECODER RESPONDS BY DRIVING CONTROL CIRCUITS WHICH PERFORM OR INITIATE THE ACTION SPECIFIED BY THE CODE. THE EIGHT 4-BIT CODES FOLLOW:

OCTAL CODE (INF15-INF13)	ACTION
0	NOP. INDICATES A STATUS REQUEST WILL FOLLOW.
1	CLEAR THE BR (BUFFER READY) FLAG, INDICATING THE 3ACC HAS COMPLETED SERVICING THE OFF-LINE BUFFER. (THE BR IS RAISED TO REQUEST 3ACC SERVICING OF THE OFF-LINE BUFFER.)
2	LOADS THE 4-BIT STATE REGISTER FROM PARALLEL BUS LEADS INFO9 THROUGH INF12.
3	INITIATES AN ON-LINE BUFFER FILL OPERATION. A FILL OPERATION CAUSES THE DATA QUEUE IN THE ON-LINE BUFFER TO BE STEPPED TO THAT BUFFER'S OUTPUT IF NOT ALREADY THERE.
4	NOT USED.
5	CLEAR THE COUNTER ASSOCIATED WITH THE OFF-LINE BUFFER.
6	SWITCHES THE ON-LINE/OFF-LINE STATUS OF BUFO AND BUF1.
7	RESETS BUF CIRCUITS. BUF REMAINS IN AN ADDRESSED STATE.

THE STATE REGISTER BIT DESIGNATIONS FOLLOW. THE FIRST THREE ARE USED TO SELECT DIFFERENT OFF-LINE BUFFER OPERATIONAL MODES.

INF LEAD	STATE REGISTER BIT
12	STUFF. A STUFF OPERATION CAUSES THE DATA QUEUE IN THE OFF-LINE BUFFER TO BE STEPPED TO THAT BUFFER'S OUTPUT IF NOT ALREADY THERE.
11	UNLOAD. AN UNLOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE OFF-LINE BUFFER TO THE 3ACC.
10	LOAD. A LOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE 3ACC TO THE OFF-LINE BUFFER.
9	INTOFF. 16MBITS BUF ASSERTION OF THE PARALLEL BUS INTERRUPT LEAD INTCO. (INTPO IS OTHERWISE ASSERTED BY A RAISED BR FLAG.)

2.3 OFF-LINE BUFFER OPERATIONS

THE INTERMEDIATE TRANSFER REGISTER (ITR) PERFORMS SERIAL/PARALLEL CONVERSION IN ALL DATA TRANSFERS BETWEEN THE OFF-LINE BUFFER AND THE 3ACC. IN A LOAD OPERATION, THE ITR ACCEPTS DATA APPEARING ON THE 16-PARALLEL BUS INFORMATION LEADS. THE BUS PARITY BITS ARE LOADED INTO AN AUXILIARY 2-BIT REGISTER. THE PARALLEL LOADING OF THE ITR OCCURS IN RESPONSE TO A SIGNAL ON THE BUS CONTROL LEAD RDO (NOTE THAT RDO MUST BE ADDRESSED). PARITY TREES HANGING ON THE ITR OUTPUTS WATCH THE PARALLEL DATA PARITY WITH THE REGISTERED PARITY BITS TO CHECK FOR BUS PARITY ERRORS. BARRING THE OCCURRENCE OF A PARALLEL PARITY ERROR, THE ITR ENTERS A SERIAL SHIFT MODE AND THE 16 DATA BITS ARE LOADED INTO THE OFF-LINE BUFFER UNDER CONTROL OF THE SEQUENCER ON BUF-B. A COUNTER ASSOCIATED WITH THE OFF-LINE BUFFER SIGNALS THE SEQUENCER WHEN 16 BITS HAVE BEEN TRANSFERRED. A DETECTED PARALLEL PARITY ERROR WILL TRIGGER SERIAL SHIFTING OF THE ITR.

IN AN UNLOAD OPERATION, THE SEQUENCER MOVES 16 BITS FROM THE OFF-LINE BUFFER INTO THE ITR (WHICH IS IN A SERIAL SHIFT MODE). THE PARITY TREES GENERATE ODD PARITY OVER THE HIGH AND LOW BITES OF THE DATA WORD. THE DATA AND PARITY ARE GATED INTO THE PARALLEL BUS BY BUS CONTROL SIGNAL SDO.

THE ITR IS NOT INVOLVED IN A STUFF OPERATION. STUFF SEQUENCING CAUSES DECODES TO BE SHIFTED INTO THE OFF-LINE BUFFER TO PAD OUT A BUFFER CONTAINING LESS THAN 1024 DATA BITS.

2.4 ON-LINE BUFFER OPERATIONS

THE ON-LINE BUFFER FORMS THE DATA PORT OF A SERIAL BUFFER BUS WHICH PRESENTLY SERVES ONLY THE CTTC. THE SERIAL BUFFER BUS INCLUDES SEVERAL CONTROL AND STATUS LEADS WHICH ALLOW THE CTTC TO CONTROL THE MOVEMENT OF DATA INTO AND OUT OF THE ON-LINE BUFFER WITHOUT INTERFERING WITH OFF-LINE OPERATIONS OR EVEN REQUIRING BUF TO BE ADDRESSED. IN PARTICULAR, THE CTTC-DRIVEN BUFFER SHIFT PULSE CONTROL LEAD (BSHPC) DIRECTLY CLOCKS THE ON-LINE BUFFER. A DATA BIT APPEARING ON THE SERIAL DATA INPUT LEAD IS Clocked INTO THE BUFFER BY BSHPC WHILE A DATA BIT AT THE BUFFER OUTPUT IS PRESENTED ON THE SERIAL DATA OUTPUT LEAD. A COUNTER ASSOCIATED WITH THE ON-LINE BUFFER PROVIDES A MARKER PULSE (BACRO) ON THE SERIAL BUS WHICH INDICATES THE COMPLETION OF EACH 16-BIT ON-LINE DATA TRANSFER. A 1024-BIT MARKER PULSE (BACRO) IS ALSO AVAILABLE TO DEVICES ON THE SERIAL BUFFER BUS.

A FILL OPERATION CAN BE INITIATED BY THE CTTC (VIA SERIAL BUFFER BUS LEAD FILL) TO PAD OUT A BUFFER TO WHICH THE CTTC HAS TRANSFERRED LESS THAN 1024 BITS. FILL CAN ALSO BE INITIATED BY A 3ACC COMMAND FOR MAINTENANCE PURPOSES. IN EITHER CASE, THE ON-LINE BUFFER IS ADVANCED BY THE BUF SEQUENCER UNTIL BACRO IS DETECTED. THE ON-LINE BUFFER MAY BE RECIRCULATED OF ONES PADDED DURING A FILL OPERATION, DEPENDING ON THE STATE OF THE SERIAL DATA INPUT LEAD.

2.5 BUFFER SWITCHING

DATA AND CLOCK INFORMATION IS STEERED TO OR FROM THE PROPER BUFFER BY MULTIPLEXER SWITCHING DIRECTLY CONTROLLED BY THE STATE OF THE ACT F/F. BUFFER INITIALIZATION FORCES ACT INTO STATE SHOWN IN FIGURE 1 (SHT B3GB) WITH BUFO OFF-LINE AND BUF1 ON-LINE. COUNTER CNT0 (ASSOCIATED WITH BUFO) IS CONFIGURED TO THE OFF-LINE CLOCK ALONG WITH BUFO WHILE CNT1 AND BUF1 ARE CONFIGURED TO THE ON-LINE CLOCK SOURCE. TOGGING ACT RESULTS IN A REVERSAL OF THE ON-LINE/OFF-LINE STATUS OF BUFO, BUF1, AND THEIR ASSOCIATED COUNTERS. SUBSEQUENT CHANGES IN THE STATE OF THE ACT F/F YIELD SIMILAR BUFFER REVERSALS. THE BR FLAG IS SET BY THE ON-LINE BUFFER COUNTER BACRO SIGNAL AND INDICATES THAT THE ON-LINE BUFFER HAS BEEN Clocked 1024 TIMES AND NOW REQUIRES SERVICING BY THE 3ACC. RAISING THE BR FLAG NORMALLY ASSERTS THE PARALLEL BUS INTERRUPT LEAD (INTPO) UNLESS STATE REGISTER BIT INTOFF IS SET. RAISING THE BR FLAG ALSO TOGGLES THE ACT F/F, SWITCHING THE BUFFERS. THE 3ACC MAY THEN SERVICE THE NEW OFF-LINE BUFFER AND RETIRE THE BR FLAG UPON COMPLETION. IF THE 3ACC DOES NOT MANAGE TO RETIRE THE BR FLAG BEFORE CURRENT ON-LINE BUFFER OPERATIONS ARE COMPLETE (INDICATED BY BACRO), A BUFFER SWITCH WILL NOT OCCUR, THE B0FL F/F (BUFFER OVERFLOW) IS SET, AND ALL SUBSEQUENT CLOCK SIGNALS TO THE ON-LINE BUFFER ARE CUT OFF. THE STRANDED ON-LINE BUFFER MAY BE BROUGHT OFF-LINE BY A 3ACC COMMAND TO SWITCH BUFFERS, TOGGING ACT THROUGH THE COMMAND DECODER. DATA IN THIS BUFFER MAY THEN BE RETRIEVED BY SUCCESSIVE UNLOAD OPERATIONS.

2.6 STATUS REPLIES

BUF STATUS, ACCOMPANIED BY A 13 DEVICE CODE, IS REPORTED ON THE PARALLEL BUS IN RESPONSE TO A SST CONTROL SIGNAL. THE STATUS BIT DESIGNATIONS FOLLOW:

INF. BIT	STATUS BIT	STATUS WHEN ACTIVE
15	FILL	FILL OPERATION IN PROGRESS.
14	B0FL	BUFFER OVERFLOW CONDITION EXISTS.
13	1ACT	BUF1 IS PRESENTLY ACTIVE (ON-LINE).
12	STUFF	STATE REGISTER STUFF BIT SET AND STUFF OPERATION INITIATED.
11	UNLOAD	STATE REGISTER UNLOAD BIT SET AND UNLOAD OPERATION INITIATED.
10	LOAD	STATE REGISTER LOAD BIT SET AND ITR IN PARALLEL LOAD MODE.
9	INTOFF	INTERRUPT LEAD DISABLED.
8	RDO	NO OFF-LINE BUFFER SEQUENCING OPERATIONS ARE CURRENTLY IN PROGRESS.
7	BR	OFF-LINE BUFFER READY FOR SERVICING.
6	PPE	PARALLEL PARITY ERROR ENCOUNTERED.

BITS 5-0 CONTAIN THE 13 DEVICE CODE. BUF BUS TIMING LOGIC USES PARALLEL BUS LEAD GPO TO REQUEST PARITY GENERATION OVER THE STATUS WORD BY THE BUS TERMINATOR.

2.7 DATA BLOCK TRANSFER COMMAND SEQUENCES

2.7.1 BLOCK TRANSFERS FROM 3ACC TO CTTC

AN EXAMPLE BUF COMMAND SEQUENCE FOR MOVING A BLOCK OF DATA FROM THE 3ACC TO THE CTTC IS FLOWCHARTED IN FIGURE 2 AND DESCRIBED BELOW.

BUF SHOULD BE INITIALIZED INTO A KNOWN STATE VIA A TDC SYSTEM INITIALIZATION SIGNAL ON PARALLEL BUS LEAD INITO OR BY A BUF RESET COMMAND. THE LOAD BIT MUST THEN BE SET IN THE STATE REGISTER TO ENABLE THE REGISTRATION OF PARALLEL PARITY BITS. THE INTOFF BIT IS ALSO SET IN

THIS EXAMPLE, A SERIES OF LOAD OPERATIONS TRIGGERED BY RD COMMANDS BEGINS, EACH RD MOVING A 16-BIT DATA WORD THROUGH THE ITR AND INTO BUFO. WHEN THE 64-WORD CAPACITY OF BUFO IS REACHED (ASSUMING A DATA BLOCK GREATER THAN 64 WORDS FOR SIMPLICITY), BUFO IS SWITCHED ON-LINE AND THE CTTC IS ALERTED THAT IT IS TO RECEIVE A DATA BLOCK. LOAD OPERATIONS CONTINUE ON BUF1. WHEN BUF1 HAS BEEN LOADED TO ITS 64-WORD CAPACITY, OFF-LINE BUFFER OPERATIONS ARE SUSPENDED AND BUF STATUS REQUESTS MUST BE PERIODICALLY MADE TO CHECK THE STATE OF THE BR FLAG SINCE THE INTERRUPT FACILITY IS INHIBITED.

THE CTTC BEGINS TO DEplete THE ON-LINE BUFFER. A STATUS REPLY INDICATING THAT THE BR FLAG HAS BEEN RAISED IMPLIES A BUFFER SWITCH HAS OCCURRED AND OFF-LINE LOADING OPERATIONS CAN CONTINUE. AS BUF COMPLETES THE LOADING OF AN OFF-LINE BUFFER, THE BR FLAG IS CLEARED. IT IS IMPORTANT THAT THE OFF-LINE LOADING OF THE SECOND BUFFER BE COMPLETED BEFORE THE FIRST BR FLAG IS RAISED; OTHERWISE, AN OVERFLOW SITUATION OCCURS (A PREMATURE BUFFER SWITCH) BUT B0FL DOESN'T GET SET.

FOR DATA BLOCKS WHICH ARE NOT MULTIPLES OF 64 WORDS, THE FINAL BUFFER IS PARTIALLY LOADED, THE COUNTER ASSOCIATED WITH THAT OFF-LINE BUFFER IS CLEARED TO MARK THE NUMBER OF DATA WORDS IN THE BUFFER, A STUFF OPERATION IS INITIATED, AND THE BR FLAG IS CLEARED AT THE COMPLETION OF THE STUFF.

2.7.2 BLOCK TRANSFERS FROM CTTC TO 3ACC

AN EXAMPLE BUF COMMAND SEQUENCE FOR MOVING A BLOCK OF DATA FROM THE CTTC TO THE 3ACC IS FLOWCHARTED IN FIGURE 3. BUF SHOULD BE INITIALIZED AT THE START. AN ACKNOWLEDGED BUF INTERRUPT INDICATES THAT THE BR HAS BEEN RAISED AND BUF1 HAS JUST BEEN SWITCHED OFF-LINE FOR SERVICING. THE UNLOAD BIT IS SET IN THE STATE REGISTER WHICH ADVANCES THE FIRST DATA WORD INTO THE ITR. AN SD COMMAND WILL GATE THE ITR ONTO THE PARALLEL BUS AND ADVANCE THE NEXT WORD INTO THE ITR. 64 SD COMMANDS ARE REQUIRED TO MOVE A FULL BUFFER OF DATA TO THE 3ACC, AFTER WHICH THE OFF-LINE COUNTER IS CLEARED. THE BR FLAG IS RETIRED AND THE 3ACC WAITS FOR THE NEXT INTERRUPT. NOTE THAT THE UNLOAD STATE MUST BE SET EACH TIME A BUFFER IS TO BE DUMPED TO THE 3ACC IN ORDER TO GET THE FIRST WORD OF EACH BUFFER INTO THE ITR.

THE CTTC MUST REQUEST A FILL OPERATION ON THE LAST ON-LINE BUFFER IF THE BLOCK LENGTH IS NOT A MULTIPLE OF 64 WORDS.

3. SEQUENCE INFORMATION

COMPOSITE DIAGRAM 8 PROVIDES A FUNCTIONAL REFERENCE DRAWING FOR TIMING DIAGRAMS THAT FOLLOW, AND AS SUCH IS NOT MEANT TO OFFER AN ACCURATE GATE LEVEL DESCRIPTION. THE BUF CPS DRAWINGS SHOULD BE REFERENCED FOR GATE LEVEL RESOLUTION. A TIMING DIAGRAM MNEMONIC ENDING IN 0 OR 1 DIRECTLY CORRESPONDS TO A PHYSICAL CIRCUIT LEAD WHOSE LOGIC POLARITY WILL BE CORRECTLY INDICATED ON THE DIAGRAM.

PART OF FS 3
COMPOSITE DIAGRAM 9

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	2A
BELL LABORATORIES	SD-1C904-01	B36J	

PRINTED IN U.S.A.

PART OF FS 3

BUFFER

COMPOSITE DIAGRAM 10

BUFFER SEQUENCE INFORMATION

3.1 PARALLEL BUS COMMUNICATIONS

BUF RECEIVES A COMMAND FROM THE 3ACC VIA THE RC SEQUENCE SHOWN IN FIGURE 4 (SHT B3GC). THE BUF DEVICE CODE AND COMMAND INFORMATION APPEARS ON THE BUS BEFORE THE LEADING EDGE OF RCO, ALLOWING ADDRESS AND COMMAND DECODER SET UP TIME. THE LEADING EDGE OF RCO WILL LATCH THE ADDR F/F AND ENABLE ONE OF THE EIGHT COMMAND DECODER OUTPUTS. BUF RETURNS SYNCO AND EPO ON THE BUS AT THIS TIME TO VERIFY THAT A CONTROL SIGNAL HAS BEEN RECEIVED AND TO CHECK FOR PROPER OPERATION OF THE ERO LEAD. RESPECTIVELY, THE TRAILING EDGE OF RCO ALLOWS SYNCO TO DROP OFF. ERO WILL ALSO DROP OFF AT THIS TIME UNLESS THE PTER F/F (PARITY ERROR) HAS BEEN SET IN A PREVIOUS BUF OPERATION. IN THIS CASE, ERO WILL REMAIN ACTIVE UNTIL BUF IS RESET OR Deselected.

THE BUS INFORMATION WILL REMAIN STEADY FOR A PERIOD BEYOND THE TRAILING EDGE OF RCO. THIS EDGE IS INDIRECTLY USED TO CLOCK LEADS INFO9-12 INTO THE STATE REGISTER IF SUCH AN OPERATION HAS BEEN SPECIFIED BY THE COMMAND DECODER. IF THE UNLOAD OR STUFF BIT IS TO BE SET IN THE STATE REGISTER, THE COMMAND DECODER LOAD STATE REGISTER OUTPUT PRODUCES PULSE TG SEQ WHOSE TRAILING EDGE IS USED TO TOGGLE THE FIRST ELEMENT IN AN OFF-LINE SEQUENCE TIMING CHAIN. A BUSY STATE IS ENTERED FOR THE DURATION OF THE OFF-LINE SEQUENCE INITIATED.

BUF RECEIVES DATA FROM THE 3ACC VIA RD SEQUENCES. BUF MUST BE ADDRESSED WITH THE STATE REGISTER LOAD BIT SET PRIOR TO A VALID DATA TRANSFER FROM 3ACC TO BUF. IF BUF IS NOT ADDRESSED, CONTROL SIGNALS RD, SD, OR SST ARE IGNORED. IF BUF IS ADDRESSED BUT NOT IN THE LOAD STATE, A 1-BIT BUFFERING REGISTER AT THE ITR SERIAL OUTPUT (LDD) IS HELD CLEAR PREVENTING DATA SHIFTED OUT OF THE ITR FROM REACHING THE OFF-LINE BUFFER. IN ADDITION TO THE LOCK UP OF LDD, THE AUXILIARY 2-BIT PARITY REGISTER IS ALSO HELD CLEAR, RESULTING IN A PARITY ERROR AS SOON AS AN EVEN PARITY BYTE IS REGISTERED IN THE ITR.

THE LEADING EDGE OF RCO CAUSES SYNCO TO BE RETURNED AND TG SEQ TO BE ASSERTED. THE TRAILING EDGE OF RCO REGISTERS DATA ON THE PARALLEL BUS INTO THE ITR AND ITS ASSOCIATED PARITY REGISTER. SYNCO AND TG SEQ DROP OFF AND THE BUSY STATE IS ENTERED FOR THE DURATION OF THE LOAD SEQUENCE.

THE 3ACC RECEIVES DATA FROM BUF VIA SD SEQUENCES. BUF MUST BE ADDRESSED WITH THE STATE REGISTER UNLOAD BIT SET PRIOR TO A VALID DATA TRANSFER. SETTING THE UNLOAD BIT PRIMES THE ITR FOR THE FIRST SD.

THE LEADING EDGE OF THE SDO CAUSES BUF TO ASSERT SYNCO AND TG SEQ. THE ITR IS GATED ONTO THE PARALLEL BUS FOR THE DURATION OF SDO. THE TRAILING EDGE OF SDO REMOVES THE ITR FROM THE BUS AND NEGATES SYNCO. THE BUSY STATE IS ENTERED FOR THE DURATION OF THE UNLOAD SEQUENCE.

THE 3ACC REQUESTS BUF STATUS VIA THE SST SEQUENCE ON FIGURE 5. AN ADDRESSED BUF RESPONDS TO THE ASSERTION OF SSTO BY ACTIVATING SYNCO, WAITO, AND GPO AND BY GATING STATUS INFORMATION ONTO THE BUS. LDPCKD DELAYS FURTHER ACTION IN A SST WHICH FOLLOWS A RD UNTIL THE RESULTS OF THE LOAD OPERATION PARITY CHECK CAN BE REPORTED. LDPCKD IS ONLY ACTIVE IN LOAD OPERATIONS. WHEN RELEASED FROM THE DELAY, A 2-STAGE TIMING CHAIN IN THE BUF SST CIRCUIT LOOKS FOR THE NEXT NEGATIVE TRANSITION ON PARALLEL BUS CLOCK LEAD CLK AND RELEASES GPO ON THE FOLLOWING POSITIVE TRANSITION INSURING THAT GPO IS OF SUFFICIENT WIDTH TO OPERATE THE PARITY GENERATION CIRCUITS IN THE BUS TERMINATOR (BT). BT RESPONDS WITH GPRO, INSTRUCTING BUF TO REMOVE ITS STATUS AND ITS WAITO FROM THE BUS. BUF LATER REMOVES SYNCO AFTER SSTO HAS BEEN NEGATED.

THE SST EXCHANGE PROCEEDS AS DESCRIBED REGARDLESS OF THE BUSY STATUS OF BUF. THE SAME IS NOT TRUE WITH RESPECT TO RD, SD, AND RC EXCHANGES. IF A BUSY CONDITION EXISTS IN BUF, THE ASSERTION OF RDO, SDO, OR RCO RESULTS IN BUF'S ASSERTION OF WAITO. RDO, SDO, OR RCO WILL REMAIN HUNG IN AN ACTIVE STATE UNTIL WAITO CAN BE REMOVED. BUSY IS REMOVED AT THE COMPLETION OF AN OFF-LINE OPERATION, RELEASING WAITO AND ALLOWING THE PARALLEL BUS SEQUENCE IN

PROGRESS TO CONTINUE. AN EXCEPTION TO THE ABOVE IS AN RD OR SD COMMAND IN WHICH A COMMAND DECODER OUTPUT IS USED TO INHIBIT WAITO. RC ROP CAN BE USED TO ADDRESS BUF WITHOUT HANGING UP THE BUS IF BUF IS BUSY. THE ABSENCE OF THE BUSY CONDITION IS REFLECTED BY THE STATE OF THE RDO STATUS BIT.

BUF REPORTS AN INTERRUPT TO THE 3ACC WHEN THE BR FLAG IS SET AND THE STATE REGISTER BIT INTOFF IS NOT SET. ASSERTION OF BUS CONTROL LEAD ACKIO GATES BUF'S INTERRUPT IDENTIFICATION RESPONSE ONTO INFO10. THIS LEAD IS RELEASED UPON RECEPTION OF GPRO.

3.2 OFF-LINE SEQUENCER

COMPOSITE DIAGRAM 8 SHOWS BUF SEQUENCING TO BE DIVIDED BETWEEN TWO DISTINCT SEQUENCERS. THE OFF-LINE SEQUENCER 0FLSEQ HANDLES LOAD, UNLOAD, AND STUFF OPERATIONS. 0FLSEQ IS BASICALLY A FOUR ELEMENT TIMING CHAIN (0FLSEQA-D) DRIVEN BY A FREE-RUNNING BUF CLOCK (BCLK). BCLK PROVIDES A SQUARE WAVE PULSE TRAIN WITH A NOMINAL 600 NS PERIOD.

0FLSEQ ACTION BEGINS WITH A TG SEQ PULSE. TG SEQ IS DERIVED FROM SD OR RD PULSES OR RC PULSES WHICH SET THE STATE REGISTER STUFF OR UNLOAD BITS. THE TRAILING EDGE OF TG SEQ TOGGLES 0FLSEQA WHICH THEN ENABLES THE CONSECUTIVE ACTIVATION OF TIMING CHAIN ELEMENTS 0FLSEQB-D ON SUCCESSIVE NEGATIVE TRANSITIONS OF BCLK. FIGURE 6 (SHT B3GC), A BUSY CONDITION EXISTS WHENEVER 0FLSEQA OR C ARE ACTIVATED. THE ACTIVATION OF 0FLSEQB FORCES THE ITR INTO THE SERIAL SHIFTING MODE. 0FLSEQD ENABLES AN OFF-LINE CLOCK SIGNAL (CLKITRG, 0FLCLKI) DERIVED FROM BCLK. A NEGATIVE TRANSITION OF THE OFF-LINE CLOCK SIGNAL CLOCKS THE STATE OF THE ITR SERIAL OUTPUT INTO LDD. THE FOLLOWING POSITIVE TRANSITION MOVES THE OFF-LINE BUFFER OUTPUT INTO THE ITR, CLOCKS THE STATE OF LDD INTO THE BUFFER INPUT, AND INCREMENTS THE BUFFER COUNTER.

THE SEQUENCE OF FIGURE 6 IS PERFORMED AT THE START OF ALL OFF-LINE OPERATIONS WITH THE EXCEPTION OF THE LOAD OPERATION WHICH REQUIRES THE ADDITIONAL PARITY CHECKING FUNCTION. LDPCKD (DELAYS A SST OPERATION) IS ACTIVE FROM THE POSITIVE 0FLSEQA TRANSITION TO POSITIVE 0FLSEQC TRANSITION AT WHICH TIME PARALLEL PARITY IS CHECKED. A PARITY ERROR AT THIS TIME SETS PTER F/F CAUSING THE TIMING CHAIN ELEMENTS TO SEQUENTIALLY DROP OFF AND INHIBITING ANY OFF-LINE CLOCK PULSES. 0FLSEQ IS LOCKED OFF UNTIL THE PTER F/F IS CLEARED VIA BUF RESET OR INIT. THE ABSENCE OF A PARITY ERROR AT THE 0FLSEQC TRANSITION ALLOWS 0FLSEQ TO CONTINUE THE LOAD OPERATION.

0FLSEQD ENABLES THE SHIFTING PHASE OF AN OFF-LINE OPERATION. FIGURE 7 (SHT B3GD) SHOWS THE SHIFTING ASSOCIATED WITH A LOAD OR UNLOAD OPERATION. SIXTEEN DATA BITS ARE SERIALY TRANSFERRED BETWEEN THE ITR AND THE OFF-LINE BUFFER BY THE OFF-LINE CLOCK. THE OFF-LINE BUFFER COUNTER GENERATES A 16-BIT CARRY PULSE, I16BC, WHOSE TRAILING EDGE TERMINATES SHIFTING AND INCREMENTS STUFF COUNTER SCNT. SCNT TALLIES THE NUMBER OF I16BC PULSES (16-BIT TRANSFERS) DETECTED SINCE THE LOAD STATE WAS LAST SET. 0FLSEQ DROPS OFF AS SHOWN AT THE COMPLETION OF SHIFTING. SCNT RECYCLES TO ZERO ON THE RECEPTION OF THE 64TH I16BC PULSE.

SHIFTING IN A STUFF OPERATION (FIGURE 8 - SHT B3GE) PROCEEDS CONTINUOUSLY OVER 16 BIT WORD BOUNDARIES UNTIL DATA IN THE OFF-LINE BUFFER HAS BEEN RIGHT-ADJUSTED TO THE BUFFER OUTPUT, AS INDICATED BY SCNT. LDD IS HELD CLEAR DURING STUFF SHIFTING, PADDING THE OFF-LINE BUFFER WITH ALL ZEROS.

3.3 SERIAL BUFFER BUS

FOLLOWING IS A DESCRIPTION OF THE LEADS WHICH COMPRISE THE SERIAL BUFFER BUS. THESE LEADS ARE ALL TERMINATED AT THE BT.

BSHPC - BUFFER SHIFT PULSE

BSHPC IS THE PRIMARY CLOCK SOURCE FOR THE ON-LINE BUFFER. CLOCK PULSES SUPPLIED BY THE CTC ON THIS LEAD SHIFT DATA INTO AND OUT OF THE ON-LINE BUFFER.

SDTO - SERIAL DATA OUT

DATA SHIFTED OUT OF THE ON-LINE BUFFER APPEARS ON SDTO FOLLOWING A NEGATIVE TRANSITION ON BSHPC. FIGURE 9 (SHT B3GF). DATA IS NOT VALID PRIOR TO THE LEADING EDGE OF THE FIRST CLOCK PULSE.

SDTI - SERIAL DATA IN

DATA IS SHIFTED INTO THE ON-LINE BUFFER FROM THIS LEAD ON THE TRAILING EDGE OF BSHPC. INPUT DATA MUST BE STEADY FOR A PERIOD BRACKETING THIS TRANSITION.

BA16CRG - BUFFER ACTIVE 16-BIT COUNTER CARRY

BA16CRG IS A MARKER PULSE GENERATED BY THE ON-LINE BUFFER COUNTER WHICH COINCIDES WITH EVERY 16TH ON-LINE CLOCK PULSE.

BACRC - BUFFER ACTIVE COUNTER CARRY

BACRC IS A MARKER PULSE GENERATED BY THE ON-LINE BUFFER COUNTER INDICATING THE ON-LINE BUFFER HAS BEEN CLOCKED 1024 TIMES.

00FLO - BUFFER OVERFLOW

A BUFFER OVERFLOW CONDITION IS REPORTED TO THE CTC ON 00FLO IF A BACRC PULSE OCCURS BEFORE THE BR FLAG CAN BE RETIRED. AN OVERFLOW CONDITION LOCKS OUT ON-LINE CLOCK SIGNALS.

FILLO - FILL THE ON-LINE BUFFER

THE CTC ACTIVATES FILLO TO INITIATE A FILL OPERATION, RIGHT ADJUSTING DATA IN THE ON-LINE BUFFER.

BCLK - BUFFER CLOCK

BCLK IS A FREE-RUNNING CLOCK WHICH DRIVES BUF SEQUENCERS AND WHICH IS BROUGHT OUT ON THE SERIAL BUFFER BUS FOR OPTIONAL USE BY DEVICES ON THIS BUS. BCLK IS A SQUARE WAVE PULSE TRAIN WITH A NOMINAL 600 NS PERIOD.

CTC SHIFTING OF THE ON-LINE BUFFER IS SHOWN IN FIGURE 9 (SHT B3GF). THE TRAILING EDGE OF BACRC FIRES THE ON-LINE BUFFER COMPLETE MONOPULSER 0NLCHP, WHICH RAISES THE BR FLAG AND SWITCHES THE BUFFERS WITHOUT INTERFERING CTC/BUF DATA TRANSFER. NOTE THAT IF THE BR FLAG IS STILL RAISED AT THE TRAILING EDGE OF 0NLCHP, AN OVERFLOW CONDITION EXISTS, THE BUFFERS DO NOT SWITCH, AND ON-LINE BUFFER CLOCKING IS INHIBITED.

3.4 ON-LINE SEQUENCER

THE ON-LINE SEQUENCER 0NLSEQ HANDLES CTC OR 3ACC REQUESTED FILL OPERATIONS. 0NLSEQ IS A THREE ELEMENT TIMING CHAIN (0NLSEQA-C) DRIVEN BY BCLK. ACTION BEGINS WITH CTC ASSERTION OF FILLO OR THE ACTIVATION OF THE COMMAND DECODER FILL OUTPUT, EITHER OF WHICH SET 0NLSEQA. FIGURE 10 (SHT B3GG). SUBSEQUENT NEGATIVE TRANSITIONS OF BCLK SET ELEMENTS 0NLSEOB AND C CONSECUTIVELY. 0NLSEQD ENABLES ON-LINE BUFFER SHIFTING BY A SERIES OF CLOCK PULSES DERIVED FROM BCLK. INFORMATION AT THE BUFFER OUTPUT WILL BE RECIRCULATED INTO THE BUFFER INPUT DURING A FILL OPERATION (NORMALLY PADDING THE BUFFER WITH ZEROS), UNLESS THE CTC HOLDS SDTI LOW, IN WHICH CASE THE BUFFER IS Padded WITH ALL ONES. THE TRAILING EDGE OF BACRC INDICATES THE RIGHT ADJUSTMENT OF THE ON-LINE BUFFER IS COMPLETE BY FIRING 0NLCHP, WHICH IN TURN RAISES THE BR FLAG AND SWITCHES BUFFERS. 0NLSEQ SUBSEQUENTLY DROPS OFF, TERMINATING FURTHER SHIFTING.


PART OF FS 3
COMPOSITE DIAGRAM 10

TAPE DATA CONTROLLER		DWG SIZE 65	ISSUE 2A
BELL LABORATORIES	SD-1C904-01	B3GK	

PRINTED IN U.S.A.

PART OF FS 4

CARTRIDGE TAPE TRANSPORT CONTROLLER
INTERCONNECTION AND FLOW DIAGRAM



PART OF FS 4
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-IC904-01	B4AA	

PRINTED IN U.S.A.

PART OF FS 4 CARTRIDGE TAPE TRANSPORT CONTROLLER

SYMBOL/LEAD DESIGNATION		SYMBOL/LEAD DESIGNATION		SYMBOL/LEAD DESIGNATION		SYMBOL/LEAD DESIGNATION	
MNEMONIC	DEFINITION	MNEMONIC	DEFINITION	MNEMONIC	DEFINITION	MNEMONIC	DEFINITION
+5VA	+5 VOLT POWER BUS A	LBEN1	ENABLE PARALLEL LOADING OF THE INFORMATION BUS, HIGH ACTIVE	SHRC1	CYCLIC REDUNDANCY CHECK CIRCUIT DATA SHIFT CLOCK, ACTIVE HIGH	WENAA0	OUTPUT OF THE CTT'S WRITE CIRCUITRY ENABLE FLIP-FLOP (LOGICALLY EQUIVALENT TO WRENAB0), ACTIVE LOW
BAC00	SERIAL BUFFER BUS CARRY PULSE INDICATING THAT THE ON-LINE (ACTIVE) DATA BUFFER HAS BEEN EITHER FILLED OR EMPTIED, ACTIVE LOW	LPEW0	STATUS PULSE FROM CTT TO INDICATE THAT THE CTT HAS SENSED THE LOAD POINT OR EARLY WARNING HOLE MARK ON THE TAPE, ACTIVE LOW	SST0	ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW	WRDATA	PHASE ENCODED WRITE DATA OUTPUT TO THE CTT
BKSPAC0	CTTC'S BACKSPACE COMMAND BEING DECODED, LOW ACTIVE	MAINT0	CTTC IS IN THE MAINTENANCE MODE OF OPERATION, ACTIVE LOW	STOPC0	CTTC'S STOP COMMAND BEING DECODED, ACTIVE LOW	WRENAB0	WRITE CIRCUITRY ENABLE REQUEST LINE TO THE CTT (LOGICALLY EQUIVALENT TO WENAA0), ACTIVE LOW
BLOCK0	STOP AFTER BLOCK, LOW ACTIVE	MAINT1	CTTC IS IN THE MAINTENANCE MODE OF OPERATION, (COMPLEMENT OF MAINT0) ACTIVE HIGH	STOPP0	TAPE IS STOPPING DELAY TIMING PULSE, LOW ACTIVE	WRITEP0	WRITE DATA DELAY PULSE USED TO DELAY THE STARTING OF THE WRITE DATA OPERATION UNTIL THE TAPE IS MOVING AT FULL SPEED AND THE PROPER LENGTH IBG HAS BEEN WRITTEN, ACTIVE LOW
BLOCK1	STOP AFTER BLOCK, HIGH ACTIVE	MANEN0	REQUEST TO THE CTT TO ENABLE THE OPERATORS REWIND AND UNLOAD MANUAL PUSH BUTTONS	STREQC0	CTTC'S SECONDARY STATUS REQUEST COMMAND BEING DECODED, ACTIVE LOW		
BOFL0	SERIAL BUFFER BUS OVERFLOW INDICATION, ACTIVE LOW	MDD0	MODIFIED DATA DETECT STATUS FROM THE CTT, ACTIVE LOW	SWTSTPC0	CTTC'S SET WRITE STOP COMMAND BEING DECODED, ACTIVE LOW	WRITE0	CTTC'S WRITE-A-BLOCK COMMAND IS BEING DECODED AND A NONWRITE PROTECTED TRACK IS SELECTED, ACTIVE LOW
BSHP0	SERIAL BUFFER BUS DATA SHIFT PULSE, ACTIVE LOW	PSTAT1	GATE THE CTT'S PRIMARY STATUS REPLY TO THE PARALLEL INFORMATION BUS, HIGH ACTIVE	SYN0	A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW	WTA00	WRITE TRACK SELECTOR ADDRESS BIT ZERO (LSB), LOW = LOGICAL ONE
CARTWE0	TAPE CARTRIDGE IS WRITE ENABLED STATUS LINE FROM CTT, ACTIVE LOW	RC0	RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET IT AS A COMMAND, LOW ACTIVE	TIMAO	TAPE IS MOVING STATUS BIT FROM CTT (LOGICALLY EQUIVALENT TO TIME0), ACTIVE LOW	WTA10	WRITE TRACK SELECTOR ADDRESS BIT ONE (MSB), LOW = LOGICAL ONE
CLK011	CTTC'S INTERNAL CLOCK PHASE ONE, ACTIVE HIGH	RDADJ0	READ DATA ADJUST FOR PROPER 16-BIT WORD FRAMING (COMPLEMENT OF RDADJ1), ACTIVE LOW	TIMB0	TAPE IS MOVING STATUS BIT FROM CTT (LOGICALLY EQUIVALENT TO TIMAO), ACTIVE LOW	W011	CTTC'S WRITE CLOCK PHASE ONE, ACTIVE HIGH
CLK021	CTTC'S INTERNAL CLOCK PHASE TWO, ACTIVE HIGH	RDADJ1	READ DATA ADJUST FOR PROPER 16-BIT WORD FRAMING (COMPLEMENT OF RDADJ0), ACTIVE HIGH	TOR0	TAPE OFF REEL STATUS LINE FROM CTT, ACTIVE LOW		
CLRRC00	CTTC'S CLEAR THE CYCLIC REDUNDANCY CHECK CIRCUIT COMMAND BEING DECODED, LOW ACTIVE	RDBLK0	CTTC'S READ-A-BLOCK COMMAND BEING DECODED, ACTIVE LOW	TTBOTAO	PHYSICAL BEGINNING OF TAPE STATUS LINE FROM CTT, ACTIVE LOW		
CRERO	ERROR INDICATION OUTPUT OF THE CYCLIC REDUNDANCY CHECK CIRCUIT, ACTIVE LOW	RDELK0	READ DATA CLOCK FROM THE CTT, ACTIVE LOW	TTEOTAO	PHYSICAL END-OF-TAPE STATUS BIT FROM CTT (LOGICALLY EQUIVALENT TO TTEOTB0), ACTIVE LOW		
DATDET0	DATA DETECT STATUS LINE FROM CTT, ACTIVE LOW	RDCLO	CLEAR THE CRC CHECK CIRCUIT FOR A READ OR READ-AFTER-WRITE OPERATION, ACTIVE LOW	TTFF0	FAST (90 IPS) FORWARD TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW		
DDINH0	INHIBITS THE DATA DETECT STATUS SIGNAL FROM THE CTT UNTIL THE TAPE HAS ACCELERATED TO FULL SPEED DURING BACKSPACE, READ-A-BLOCK, AND READ-AFTER-WRITE OPERATIONS, ACTIVE LOW	RDDATA0	READ DATA FROM THE CTT, LOW = LOGICAL ONE	TTFR0	FAST (90 IPS) REVERSE TAPE MOTION REQUEST TO THE CTT, ACTIVE LOW		
ENRD1	ENABLE THE READ CIRCUITS OF THE CTT TO ACCEPT READ DATA FROM THE CTT, ACTIVE HIGH	RDOU1	READ DATA OUTPUT FROM DATA RECOVERY CIRCUITRY, LOGICAL ONE = HIGH	TTINIT0	TRANSPORT INITIALIZE REQUEST LINE TO THE CTT, ACTIVE LOW		
EREN1	CRCC ERROR OUTPUT ENABLE, ACTIVE HIGH	REVO	CTTC'S TAPE MOTION REQUEST REGISTER IS SET TO FAST OR SLOW REVERSE, ACTIVE LOW	TTMSTP0	TRANSPORT MAINTENANCE STOP REQUEST LINE TO THE CTT, ACTIVE LOW		
ERO	REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE CC, LOW ACTIVE	RSP1	READ SHIFT PULSE USED TO GENERATE DATA SHIFT PULSES TO THE BUFFER, ACTIVE HIGH	TTRDY0	CTT READY STATUS BIT FROM CTT, LOW ACTIVE		
FILENB1	CTTC'S FILL REQUEST CIRCUIT ENABLE, ACTIVE HIGH	RTA00	READ TRACK SELECTOR ADDRESS BIT ZERO (LSB), LOW = LOGICAL ONE	TTREWC0	TAPE REWIND REQUEST LINE TO THE CTT, ACTIVE LOW		
FILLO	SERIAL BUFFER BUS FILL OPERATION REQUEST, ACTIVE LOW	RTA10	READ TRACK SELECTOR ADDRESS BIT ONE (MSB), LOW = LOGICAL ONE	TTSELO	TRANSPORT SELECT LINE TO THE CTT, ACTIVE LOW		
FWD0	CTTC'S TAPE MOTION REQUEST REGISTER IS SET TO FAST OR SLOW FORWARD, ACTIVE LOW	RWDINGAO	CTT IS PERFORMING A TAPE REWIND SEQUENCE (LOGICALLY EQUIVALENT TO RWDINGB0), LOW ACTIVE	TTSF0	SLOW (30 IPS) FORWARD TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW		
GPR0	REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, LOW ACTIVE	RWDINGB0	CTT IS PERFORMING A TAPE REWIND SEQUENCE (LOGICALLY EQUIVALENT TO RWDINGAO), LOW ACTIVE	TTSR0	SLOW (30 IPS) REVERSE TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW		
GPO	REQUEST TO BT TO GENERATE PARITY OVER THE STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS	RWTSTPC0	CTTC'S RESET WRITE STOP CIRCUIT COMMAND BEING DECODED, LOW ACTIVE	TUCCODE0	CTTC'S 3-OUT-OF-6 DEVICE SELECTIONS CODE IS PRESENT ON THE PARALLEL INFORMATION BUS LINES INFO00 THROUGH INFO50 DURING RCO, ACTIVE LOW		
GRDA	GROUND RETURN FOR +5V POWER BUS A	SCRCC0	CTTC'S SHIFT CYCLIC REDUNDANCY CHECK CIRCUIT COMMAND BEING DECODED, LOW ACTIVE	TUCRC1	SPI'S, RECEIVE COMMAND SIGNAL, BUFFERED FOR USE BY THE CTT (LOGICALLY THE COMPLEMENT OF RCO), ACTIVE HIGH		
HILVEL1	SOURCE OF A HIGH LOGIC LEVEL USED TO DISABLE UNUSED LOGIC INPUTS	SDINO	SERIAL BUFFER BUS DATA INPUT TO THE BUFFER UNIT, LOW = LOGICAL ONE	WAIT0	A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE PARALLEL BUS, ACTIVE LOW		
INF(00-15)0	COMMON PARALLEL BUS BITS (00-15), LOW = LOGICAL ONE	SDOTO	SERIAL BUFFER BUS DATA OUTPUT FROM THE BUFFER UNIT, LOW = LOGICAL ONE	WDATA1	WRITE DATA BEING PRESENTED TO THE CTT'S PHASE ENCODING CIRCUITRY, HIGH = LOGICAL ONE		
INITB0	TDC INITIALIZE COMMAND EXECUTE (LOGICALLY EQUIVALENT TO INIT0), ACTIVE LOW						
INIT0	TDC INITIALIZE COMMAND, LOW ACTIVE						

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES		SD-1C904-01	
		B4AB	

PART OF FS 4 CARTRIDGE TAPE TRANSPORT CONTROLLER

SYMBOL NO. 1 CARTRIDGE TAPE TRANSPORT CONTROLLER - A

SYMBOL NO. 1 (CONT) CARTRIDGE TAPE TRANSPORT CONTROLLER - A

SYMBOL NO. 2 (CONT) CARTRIDGE TAPE TRANSPORT CONTROLLER - B

SYMBOL NO. 3 (CONT) CARTRIDGE TAPE TRANSPORT CONTROLLER - C

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
CTTC-A	05-22	JK16	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
		003			WENAB1	2H2
		004			ENRDO	2H0
		005			HTBG	2H8
		006			MOTCINH1	2H3
		011			READCO	2H5
		013			TTF1	2H3
		014			TTSF1	2H1
		105			WETRK10	2A9
		107			WRCKTEN0	2H1
		108			TTFR1	2H3
		112			FSTREVC0	2H5
		118			TTSR1	2H3
		210			FSTFORC0	2H5
		300			TRCKA01	3H5
		303			TRCKA11	3H5
+5VA	PWR	000		203	+5V	
BKSPAC0	PWR	119		203	+5V	
		110	4/3		BKSPAC0	2H5
BLOCK0	I	009	4/3		BLOCK0	3A2
BLOCK1	I	318	4/3		BLOCK1	3A1
CLRCRCC0	O	311	4/2		CLRCRCC0	2H6
ENRD1	O	114	4/2, 4/3		ENRD1	2H0
FWD0	OI	207	4/3, 4/4		FWD0	2H3
GRDA	GRD	060		203	GRD	
		260		203	GRD	
		200		203	GRD	
		319		203	GRD	
HILVEL1	I	008	4/3		IBGSTP0	3A3
INF000	OI	201	1/1		INF000	3A8
INF010	I	101	1/1		INF010	2A1
INF020	OI	202	1/1		INF020	3A8
INF030	OI	302	1/1		INF030	3A8
INF040	I	002	1/1		INF040	2A1
INF050	I	102	1/1		INF050	2A1
INF070	I	308	1/1		INF070	2A7
INF080	OI	217	1/1		INF080	3A4
INF090	OI	212	1/1		INF090	2A5
INF100	OI	213	1/1		INF100	2A6
INF110	OI	214	1/1		INF110	2A6
INF120	OI	115	1/1		INF120	3A5
INF130	OI	015	1/1		INF130	3A6
INF140	OT	203	1/1		INF140	3H4
INF150	OT	204	1/1		INF150	3H1
INITB0	OI	205	4/2, 4/3		INITB0	2H7
			4/4			
INIT0	I	219	1/3		INIT0	2A7
LBEN1	I	304	4/4		LBEN1	3A7
MAINT0	OI	007	4/2		MAINT0	3H7
MAINT1	O	305	4/2, 4/3		MAINT1	3H7
			4/4			
PSTAT1	I	001	4/4		PSTAT1	3A0
RCO	I	103	1/3		RCO	2A0
RDBLKCO	OI	010	4/3		RDBLKCO	2H5
RDCLO	O	215	4/2		RDCLO	2H0
REVO	O	208	4/3		REVO	2H2
RTA00	O	117	5/2		RTA00	3H5
RTA10	O	317	5/2		RTA10	3H6
RWDINGB0	I	019	4/4		RWDINGB0	3A3
RWTSTPC0	O	313	4/3		RWTSTPC0	2H6

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
CTTC-A	05-22	JK16	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
SCRCC0	O	312	4/2		SCRCC0	2H6
STOPCO	O	012	4/3		STOPCO	2H6
STOPPO	I	113	4/3		STOPPO	2A0
STREQCO	O	310	4/4		STREQCO	2H6
SWTSTPC0	O	314	4/3		SWTSTPC0	2H6
TIMB0	I	106	4/4		TIMB0	2A3
TTF0	O	216	5/1		TTF0	2H4
TTFR0	O	016	5/1		TTFR0	2H5
TTINIT0	O	209	5/1		TTINIT0	2H8
TTMSTP0	O	309	4/4, 5/1		TTMSTP0	2H6
TTREWC0	O	111	5/1		TTREWC0	2H6
TTSEL0	O	315	5/1		TTSEL0	3H7
TTSF0	O	116	5/1		TTSF0	2H4
TTSR0	O	316	5/1		TTSR0	2H4
TUCCODE0	O	211	4/4		TUCCODE0	2H0
TUCRC1	OI	301	4/4		TUCRC1	2H0
WENAA0	OI	109	4/3		WENAA0	2H1
WRENAB0	OT	100	5/2		WRENAB0	2H2
WRITE0	OI	104	4/3, 4/4		WRITE0	2H8
WTA00	O	218	5/2		WTA00	3H5
WTA10	O	017	5/2		WTA10	3H6

SYMBOL NO. 2 CARTRIDGE TAPE TRANSPORT CONTROLLER - B

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
CTTC-B	05-21	JK17	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
		009			RSTP0	3H4
		107			RDDATA	2H0
		108			RSTPW1	3H6
		112			ERDET1	2H6
		113			RDDATA1	3H6
		202			MDDNP1	3H6
		300			HILEV1	3A3
		301			RDCLKP0	3H7
+5VA	PWR	000		203	+5V	
CLK011	PWR	119		203	+5V	
CLRCRCC0	I	114	4/4		CLK011	3A0
		206	4/1		CLRCRCC0	2A2
CRCC0	O	113	4/3, 4/4		CRCC0	2H7
ENRD1	I	013	4/1		ENRD1	3A1
EREN1	O	003			ERENOUT1	3H6
		014			ERENIN1	2A9
FILENB1	O	201	4/3		FILENB1	3H8
GRDA	GRD	060		203	GRD	
		260		203	GRD	
		200		203	GRD	
		319		203	GRD	
INITB0	I	210	4/1		INITB0	2A4
MAINT0	I	305	4/1		MAINT0	2A3
MAINT1	I	207	4/1		MAINT1	2A2

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
LTTC-B	05-21	JK17	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
MDD0	I	015	4/4		MDD0	3A8
RDADJ1	I	115	4/3		RDADJ1	3A0
RDCLK0	I	218	5/2		RDCLK0	3A7
RDCLO	I	306	4/1		RDCLO	2A2
RDDATA0	I	318	5/2		RDDATA0	3A2
RDOU1	O	002	4/3		RDOU1	2H5
RSP1	OI	017	4/3		RSP1	3H4
SCRCC0	I	103	4/1		SCRCC0	2A3
SHCRC1	O	102	4/3		SHCRC1	3H5
STOPPO	I	008	4/3		STOPPO	2A1
WDATA1	I	116	4/3		WDATA1	3A2
W011	I	316	4/3		W011	3A1

SYMBOL NO. 3 CARTRIDGE TAPE TRANSPORT CONTROLLER - C

DESIG	EQPT LOC	CODE	ELEM IDENT	OPT
CTTC-C	05-20	JK18	A	

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
		209			STOPPA0	3H4
		303			FILLAO	3H6
+5VA	PWR	000		203	+5V	
BACRO	PWR	119		203	+5V	
BKSPAC0	I	315	3/4		BACRO	3A2
		017	4/1		BKSPAC0	4A6
BLOCK0	O	001	4/1		BLOCK0	4H6
BLOCK1	O	201	4/1		BLOCK1	4H5
BOFLO	I	317	3/2		BOFLO	4A0
BSHP0	OT	006	(2)7/2		BSHP0	2H4
			2/1, 3/2			
CLK011	I	018	4/4		CLK011	2A1
CLK021	I	118	4/4		CLK021	2A0
CRCC0	I	300	4/2		CRCC0	4A0
DDINH0	O	002	4/4		DDINH0	4H6
ENRD1	I	207	4/1		ENRD1	3A6
FILENB1	I	003	4/2		FILENB1	3A6
FILL0	OT	004	(2)7/2		FILL0	3H5
			2/1, 3/2			
FWD0	I	316	4/1		FWD0	4A1
GRDA	GRD	060		203	GRD	
		260		203	GRD	
		200		203	GRD	
HILVEL1	GRD	319		203	GRD	
	OI	218	4/1		HILVEL1	3H2
	I	104	4/3		HILVL1	4A0
INITB0	I	009	4/1		INITB0	4A0
MAINT1	I	108	4/1		MAINT1	4A3
MDD0	I	103	4/4		MDD0	4A5
RDADJ0	O	310	4/4		RDADJ0	2H9
RDADJ1	OI	109	4/2		RDADJ1	2H7
RDBLKCO	I	016	4/1		RDBLKCO	4A6

PART OF FS 4
SYMBOL(S) 1 2 3

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES		SD-1C904-01	
		B4CA	

PART OF FS 4
CARTRIDGE TAPE TRANSPORT CONTROLLER

A

SYMBOL NO. 4
CARTRIDGE TAPE TRANSPORT CONTROLLER - D

B

C

D

E

F

G

H


DESIG	EOPT	LOC	CODE	ELEM	IDENT	OPT
CTTC-0	05-19		JK19	A		
FS INFO						
LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM.
						MOD
						LOC
			001			LPEW1 3H2
			007			RDY0 2H2
			107			BUTSTAT1 3H3
			111			EOTSTAT1 3H3
			302			TTRDY1 2H4
			312			SSTAT1 2H1
+5VA	PWR	000			203	+5V
	PWR	119			203	+5V
CARTWE0	I	201	5/1			CARTWE0 2A3
CLK011	0	011	4/2,4/3			CLK011 2H5
CLK021	0	016	4/3			CLK021 2H6
CRCERO	I	114	4/2			CRCERO 2A2
DATDETO	I	219	5/2			DATDETO 3A8
DDINH0	I	014	4/3			DDINH0 3A8
ERO	OT	006	2/1			ERO 2H2
FWD0	I	008	4/1			FWD0 3A3
GPR0	I	103	2/1			GPR0 2A3
GP0	OT	303	3/1			GP0 2H4
GRDA	GRD	060		203		GRD
	GRD	260		203		GRD
	GRD	200		203		GRD
INF060	GRD	319		203		GRD
INF070	OI	304	1/1			INF060 2H3
	OI	203	1/1			INF070 2H4
INF080	OT	214	1/1			INF080 3H4
INF090	OT	315	1/1			INF090 3H7
INF100	OT	317	1/1			INF100 3H7
INF110	OT	017	1/1			INF110 3H8
INF120	OT	217	1/1			INF120 3H9
INF130	OT	218	1/1			INF130 3H1
INF140	OT	013	1/1			INF140 3H3
INF150	OT	012	1/1			INF150 3H0
INITB0	I	112	4/1			INITB0 2A2
LBEN1	0	101	4/1			LBEN1 2H2
LPEW0	I	300	5/1			LPEW0 3A2
MAINT1	I	316	4/1			MAINT1 3A9
MANEN0	0	009	5/1			MANEN0 3H0
MOD0	0	113	4/2,4/3			MOD0 3H8
PSTAT1	0	106	4/1			PSTAT1 2H1
RDADJ0	I	205	4/3			RDADJ0 3A9
RWDINGA0	I	019	5/1			RWDINGA0 3A2
RWDINGB0	0	010	4/1,4/3			RWDINGB0 3H2
SST0	I	117	1/3			SST0 2A0
STREQC0	I	105	4/1			STREQC0 2A0
SYNC0	OT	306	2/1			SYNC0 2H0
TIMA0	I	118	5/1			TIMA0 3A7
TIMB0	0	115	4/1			TIMB0 3H8
TOR0	I	018	5/1			TOR0 3A6
TTMSTP0	I	216	4/1			TTMSTP0 2A0
TTRDY0	I	301	5/1			TTRDY0 2A4
TUCCODE0	I	206	4/1			TUCCODE0 2A1
TUCRC1	I	015	4/1			TUCRC1 2A1
WAIT0	OT	100	2/1			WAIT0 2H3
WRITEP0	0	109	4/3			WRITEP0 4H3
WRITE0	I	110	4/1			WRITE0 4A0

PART OF FS 4
SYMBOL(S) 4

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		C2	5AC
BELL LABORATORIES	SD-1C904-01	B4CB	

PART OF FS 4
CARTRIDGE TAPE TRANSPORT CONTROLLER

COMPOSITE DIAGRAM 1
FUNCTIONAL BLOCK DIAGRAM OF
CARTRIDGE TAPE TRANSPORT CONTROLLER




PART OF FS 4
COMPOSITE DIAGRAM 1

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
2		6S	2A
BELL LABORATORIES	SD-IC904-01	B4GA	

PRINTED IN U.S.A.

PART OF FS 4
 CARTRIDGE TAPE TRANSPORT CONTROLLER
 COMPOSITE DIAGRAM 2
 CTC-WRITE CIRCUITRY FUNCTIONAL BLOCK DIAGRAM



PART OF FS 4
 COMPOSITE DIAGRAM 2

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
(2)		65	2A
BELL LABORATORIES	SD-1C904-01	B4GB	


PRINTED IN U.S.A.

PART OF FS 4

CARTRIDGE TAPE TRANSPORT CONTROLLER

COMPOSITE DIAGRAM 3

CTTC-READ CIRCUIT FUNCTIONAL BLOCK DIAGRAM



PART OF FS 4
COMPOSITE DIAGRAM 3


TAPE DATA CONTROLLER		DWG SIZE 65	ISSUE 2A
BELL LABORATORIES	SD-IC904-01	B46C	

PRINTED IN U.S.A.

PART OF FS 4
 CARTRIDGE TAPE TRANSPORT CONTROLLER
COMPOSITE DIAGRAM 4
 CTC-READ AND READ-A-BLOCK SEQUENCE DIAGRAM

NOTES:

1. DATA POSTAMBLE IS STRIPPED BY BEING LEFT IN THE DELAY REGISTER AT THE TERMINATION OF A READ ADJUST OPERATION.



PART OF FS 4
 COMPOSITE DIAGRAM 4

TAPE DATA CONTROLLER

BELL TELEPHONE LABORATORIES
 INCORPORATED

SD-IC904-01-B4GD

6S


PRINTED IN U.S.A.

ISSUE
 2A

PART OF FS 4 CARTRIDGE TAPE TRANSPORT CONTROLLER COMPOSITE DIAGRAM 5 CTTC - OPERATION IN PROGRESS ENCODER

OPERATION IN PROGRESS	OPERATION CODE				CIRCUIT INPUTS													
	INF110	INF100	INF090	INF080	WENAB1	WENAB0	WENAB1	WENAB0	WENAB1	WENAB0	TTSF1	TTSF0	TTSR1	TTSR0	TTSR1	TTSR0	TTSR1	TTSR0
STOPPED OR STOPPING	0	0	0	0							L	L	L	L	L	L	L	L
REWINDING	0	0	0	1							L	L	L	L	L	L	L	L
WRITE CONTINUOUS IBG	0	0	1	1	H	H	L				L	L	L	L	H	H	H	H
FAST FORWARD	0	1	0	1							L	L	L	L	H	H	H	H
READ-A-BLOCK	0	1	1	1	L						L	L	L	L	H	H	H	H
FAST REVERSE	1	0	0	1							L	L	L	L	H	H	H	H
WRITE	1	0	1	1	H						L	L	L	L	H	H	H	H
BACKSPACE	1	1	0	1							L	L	L	L	H	H	H	H
READ CONTINUOUS	1	1	1	1							H	H	H	H				

L - LOW LOGIC LEVEL
H - HIGH LOGIC LEVEL
ALL OTHER - IRRELEVANT



PART OF FS 4
COMPOSITE DIAGRAM 5

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
2		65	2A
BELL LABORATORIES	SD-IC904-01	B4GE	

PRINTED IN U.S.A.

PART OF FS 4

CARTRIDGE TAPE TRANSPORT CONTROLLER

COMPOSITE DIAGRAM 6

LOGICAL EOT AND BOT STATUS GENERATION


LOGICAL EOT STATUS GENERATION

LPEWO	BOT STATUS	FWDST	RWDINGAO	LOGICAL END OF TAPE STATUS
	0	1	0	1
	0	0		0
	1	1		0
	1	0		0
X	X	X	1	0

LOGICAL BOT STATUS GENERATION

LPEWO	EOT STATUS	FWDST	RWDINGAO	LOGICAL BEGINNING OF TAPE STATUS
	0	1	0	0
	0	1		0
	1	1		0
	1	0		1
X	X	X	1	0

0 LOGICAL ZERO OR NOT ASSERTED
1 LOGICAL ONE OR ASSERTED
X IRRELEVANT
 HIGH TO LOW LOGIC TRANSITION



PART OF FS 4
COMPOSITE DIAGRAM 6

TAPE DATA CONTROLLER

DWG SIZE
6S

ISSUE
5AC

BELL LABORATORIES

SD-IC904-01


B4GF

PRINTED IN U.S.A.

PART OF FS 5 CARTRIDGE TAPE TRANSPORT INTERCONNECTION AND FLOW DIAGRAM

NOTES:

- LEADS INDICATED SHALL BE PAIRED AND TWISTED WITH A SIMILARLY NAMED GROUND LEAD RUNNING FROM THE CARTRIDGE TAPE TRANSPORT TO AN INTERMEDIATE CTF STAGING AREA.



PART OF FS 5 INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		6S	2A
BELL LABORATORIES	SD-IC904-01		B5AA

PRINTED IN U.S.A.

PART OF FS 5

CARTRIDGE TAPE TRANSPORT

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
+24VS	+24 VOLT POWER BUS FROM THE TDC POWER SWITCH
+5VB	+5 VOLT POWER BUS B
-48VBS	-48 VOLT POWER BUS FROM TDC POWER SWITCH TO CTT (SUPPLIED FROM -48VB)
-48VRTNB	-48 VOLT POWER BUS B GROUND RETURN FROM CTT
CARTWEO	TAPE CARTRIDGE IS WRITE ENABLED STATUS LINE FROM CTT, ACTIVE LOW
CARTWEOG	GROUND LEAD TWISTED WITH CARTWEO
DATDETO	DATA DETECT STATUS LINE FROM CTT, ACTIVE LOW
DATDETOG	GROUND LEAD TWISTED WITH DATDETO
FRGRD	FRAME GROUND
LPEWO	STATUS PULSE FROM CTT TO INDICATE THAT THE CTT HAS SENSED THE LOAD POINT OR EARLY WARNING HOLE MARK ON THE TAPE, ACTIVE LOW
LPEWOG	GROUND LEAD TWISTED WITH LPEWO
MANENO	REQUEST TO THE CTT TO ENABLE THE OPERATORS REWIND AND UNLOAD MANUAL PUSH BUTTONS
MANENOG	GROUND LEAD TWISTED WITH MANENO
RDCCLKO	READ DATA CLOCK FROM THE CTT, ACTIVE LOW
RDCCLKOG	GROUND LEAD TWISTED WITH RDCCLKO
RDDATAO	READ DATA FROM THE CTT, LOW = LOGICAL ONE
RDDATAOG	GROUND LEAD TWISTED WITH RDDATAO
RTAOO	READ TRACK SELECTOR ADDRESS BIT ZERO (LSB), LOW = LOGICAL ONE
RTAOOG	GROUND LEAD TWISTED WITH RTAOO
RTAIO	READ TRACK SELECTOR ADDRESS BIT ONE (MSB), LOW = LOGICAL ONE
RTAIOG	GROUND LEAD TWISTED WITH RTAIO
RWDINGAO	CTT IS PERFORMING A TAPE REWIND SEQUENCE (LOGICALLY EQUIVALENT TO RWDINGBO), LOW ACTIVE
RWDINGOG	GROUND LEAD TWISTED WITH RWDINGAO
TIMAO	TAPE IS MOVING STATUS BIT FROM CTT (LOGICALLY EQUIVALENT TO TIMBO), ACTIVE LOW
TIMACG	GROUND LEAD TWISTED WITH TIMAO
TORO	TAPE OFF REEL STATUS LINE FROM CTT, ACTIVE LOW
TOROG	GROUND LEAD TWISTED WITH TORO
TTEOTAO	PHYSICAL END-OF-TAPE STATUS BIT FROM CTT (LOGICALLY EQUIVALENT TO TTEOTBO), ACTIVE LOW
TTEOTAOG	GROUND LEAD TWISTED WITH TTEOTAO
TTFFO	FAST (90 IPS) FORWARD TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW
TTFFOG	GROUND LEAD TWISTED WITH TTFFO
TTFRO	FAST (90 IPS) REVERSE TAPE MOTION REQUEST TO THE CTT, ACTIVE LOW

SYMBOL/LEAD DESIGNATION

MNEMONIC	DEFINITION
TTFROG	GROUND LEAD TWISTED WITH TTFRO
TTINITO	TRANSPORT INITIALIZE REQUEST LINE TO THE CTT, ACTIVE LOW
TTINITOG	GROUND LEAD TWISTED WITH TTINITO
TTMSTPO	TRANSPORT MAINTENANCE STOP REQUEST LINE TO THE CTT, ACTIVE LOW
TTMSTPOG	GROUND LEAD TWISTED WITH TTMSTPO
TTRDYO	CTT READY STATUS BIT FROM CTT, LOW ACTIVE
TTRDYOG	GROUND LEAD TWISTED WITH TTRDYO
TTREWCO	TAPE REWIND REQUEST LINE TO THE CTT, ACTIVE LOW
TTREWCOG	GROUND LEAD TWISTED WITH TTREWCO
TTSELO	TRANSPORT SELECT LINE TO THE CTT, ACTIVE LOW
TTSELOG	GROUND LEAD TWISTED WITH TTSELO
TTSFO	SLOW (30 IPS) FORWARD TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW
TTSFOG	GROUND LEAD TWISTED WITH TTSFO
TTSRO	SLOW (20 IPS) REVERSE TAPE MOTION REQUEST LINE TO THE CTT, ACTIVE LOW
TTSROG	GROUND LEAD TWISTED WITH TTSRO
WRDATA	PHASE ENCODED WRITE DATA INPUT TO THE CTT
WRDATAG	GROUND LEAD TWISTED WITH WRDATA
WRENABO	WRITE CIRCUITRY ENABLE REQUEST LINE TO THE CTT (LOGICALLY EQUIVALENT TO WENABO), ACTIVE LOW
WRENABOG	GROUND LEAD TWISTED WITH WRENABO
WTAOO	WRITE TRACK SELECTOR ADDRESS BIT ZERO (LSB), LOW = LOGICAL ONE
WTAOOC	GROUND LEAD TWISTED WITH WTAOO
WTAIO	WRITE TRACK SELECTOR ADDRESS BIT ONE (MSB), LOW = LOGICAL ONE
WTAIOG	GROUND LEAD TWISTED WITH WTAIO

TAPE DATA CONTROLLER

DWG SIZE
C2ISSUE
5AC

BELL LABORATORIES

SD-1C904-01

B5AB

PRINTED IN U. S. A.

06715777

PART OF FS 5
CARTRIDGE TAPE TRANSPORT

SYMBOL NO. 1
CARTRIDGE TAPE TRANSPORT

SYMBOL NO. 2
CARTRIDGE TAPE TRANSPORT

DESIG EOPT LOC CODE ELEM IDENT OPT
CTT-J6 04-04R P/D KS-21447,L2

DESIG EOPT LOC CODE ELEM IDENT OPT
CTT-J5 04-10R P/O KS-21447,L2

FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
		1			TACTHP	
		23			-9V	
		35			ONLINE	
		37			TOR(CC)	
		39			TM	
		41			BOT(CC)	
		43			EOT(CC)	
		45			LPEW(CC)	
		46			CIP	
		48			+9V	
+24VS	I	50	6/3		GND	
					+24VS	
+5VB	PWR	24	6/2		+5V	
-48VBS	I	25	6/3		-48V	
-48VRTNB	I	22	6/4		GRD	
CARTWEO	O	49	4/4		CARTWEO	
CARTWEOG	GRD	20			GND	
FRGRD	GRD	21	6/4		GRD	
LPEWO	O	47	4/4		LPEWO	
LPEWOG	GRD	19			GND	
MANENO	I	33	4/4		MANENO	
MANENOG	GRD	13			GND	
RWDINGAO	O	36	4/4		RWDINGAO	
RWDINGOG	GRD	15			GND	
T1MAO	O	40	4/4		T1MAO	
T1MAOG	GRD	17			GND	
TORO	I	38	4/4		TORO	
TOROG	GRD	16			GND	
TTBOTAO	I	42	4/3		BOT	
TTBOTAOG	GRD	7			GND	
TTEOTAO	I	44	4/3		TTEOTAO	
TTEOTAOG	GRD	18			GND	
TTFFO	I	26	4/1		TTFFO	
TTFFOG	GRD	4			GND	
TTFR0	I	28	4/1		TTFR0	
TTFR0G	GRD	8			GND	
TTINITO	I	31	4/1		TTINITO	
TTINITOG	GRD	11			GND	
TTMSTPO	I	2	4/1		TTMSTPO	
TTMSTPOG	GRD	3			GND	
TTRDYO	O	34	4/4		TTRDYO	
TTRDYOG	GRD	14			GND	
TTREWCO	I	32	4/1		TTREWCO	
TTREWCOG	GRD	12			GND	
TTSELO	I	30	4/1		TTSELO	
TTSELOG	GRD	10			GND	
TTSF0	I	27	4/1		TTSF0	
TTSF0G	GRD	5			GND	
TTSR0	I	29	4/1		TTSR0	
TTSR0G	GRD	9			GND	


FS INFO					CP INFO	
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD	LOC
		10			GND	
		11			GND	
		12			GND	
		13			GND	
		17			READTP	
		30			RD(CC)	
		31			RDS(CC)	
		32			DD(CC)	
		33			+PEAKS	
		34			-PEAKS	
		7			GND	
		8			GND	
		9			GND	
DATDET0	O	18	4/4		DATDET0	
DATDET0G	GRD	16			GND	
RDCLK0	O	36	4/2		RDCLK0	
RDCLK0G	GRD	15			GND	
RDDATA0	O	35	4/2		RDDATA0	
RDDATA0G	GRD	14			GND	
RTA00	I	20	4/1		RTA00	
RTA00G	GRD	2			GND	
RTA10	I	22	4/1		RTA10	
RTA10G	GRD	4			GND	
WRDATA	I	24	4/3		WRDATA	
WRDATAG	GRD	6			GND	
WRENAB0	OT	23	4/1		WRENAB0	
WRENAB0G	GRD	5			GND	
WTA00	I	19	4/1		WTA00	
WTA00G	GRD	1			GND	
WTA10	I	21	4/1		WTA10	
WTA10G	GRD	3			GND	

PART OF FS 5
SYMBOL(S) 1 2

TAPE DATA CONTROLLER		DWG SIZE E2	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	B5CA	

POWER
INTERCONNECTION AND FLOW DIAGRAM

1. SWITCH S1 IS AN ALTERNATE ACTION SWITCH SUCH THAT IT IS DEPRESSED ONCE TO CLOSE ALL CONTACTS AND DEPRESSED AGAIN TO OPEN ALL CONTACTS.



CIRCUIT PACK	EQUIP LOC	GRD PLANE	+5VB
		TERM.	TERM.
JK10	05-31	200, 319 0GD, 2GD	000, 119
JK7	05-32		
JK6	05-33		
JK5	05-34		000, 119
J87421A	05-39		
J87421A	05-44	200, 319 0GD, 2GD	

PART OF FS 6
INTERCONNECTION AND FLOW DIAGRAM

TAPE DATA CONTROLLER		DWG SIZE	1555
		65	57C
BELL LABORATORIES	SD-IC904-01		B6AA

PART OF FS 6

POWER

SYMBOL/LEAD DESIGNATION

MNEMONIC

DEFINITION

+24V	+24 VOLT POWER INPUT BUS
+24VS	+24 VOLT POWER BUS FROM THE TDC POWER SWITCH
+5VA	+5 VOLT POWER BUS A
+5VB	+5 VOLT POWER BUS B
-48VA	-48 VOLT POWER INPUT BUS A
-48VA(B-L)	-48 VOLT POWER BUS A CONNECTIONS TO +5V CONVERTERS
-48VB	-48 VOLT POWER INPUT BUS B
-48VBS	-48 VOLT POWER BUS FROM TDC POWER SWITCH TO CTT (SUPPLIED FROM -48VB)
-48VRTNA	-48 VOLT POWER BUS A GROUND RETURN FROM THE +5V CONVERTERS
-48VRTNB	-48 VOLT POWER BUS B GROUND RETURN FROM CTT
-48VRTN(C-M)	-48 VOLT POWER BUS A GROUND RETURNS FROM +5V CONVERTERS
FA	MAJOR +5V CONVERTER FAILURE ALARM OUTPUT, ACTIVE HIGH
FG-AA	FRAME GROUND TO DATA SET
FRGRD	FRAME GROUND
GRDA	GROUND RETURN FOR +5V POWER BUS A
GRDB	GROUND RETURN FOR +5V POWER BUS B
NPA	+5V CONVERTER POWER ALARM OUTPUT AND POWER ALARM RESET INPUT, ACTIVE LOW
PA	+5V CONVERTER POWER ALARM OUTPUT, ACTIVE HIGH
PAT	+5V CONVERTER POWER ALARM TEST INPUT, LOW ACTIVE
PN48	-48 VOLT POWER FROM TDC POWER SWITCH TO BUF CIRCUIT (SUPPLIED FROM -48VA)

TAPE DATA CONTROLLER

DWG SIZE
C2

ISSUE
5AC

BELL LABORATORIES

SD-1C904-01

B6AB

PRINTED IN U. S. A.

06/15/77

PART OF FS 6

POWER

SYMBOL NO. 1
POWER CONVERTER

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
PH1	05-39	J87421A	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+24V	PHR	112	6/2, 6/3 TO CONN CKT	
+24VS	PHR	012 011	6/1 6/3	
+5VA	I	210 001 002	6/3	
	OT	003 004 005		
	OT	006 007 106		
	OT	101 102 103		
	OT	104 105 106		
-48VAG	PHR	119	TO CONN CKT	
-48VAH	PHR	118	TO CONN CKT	
-48VAI	PHR	117	TO CONN CKT	
-48VAJ	PHR	017	TO CONN CKT	
-48VAK	PHR	018	TO CONN CKT	
-48VAL	PHR	019	TO CONN CKT	
-48VRTNC	I	014	TO CONN CKT	
-48VRTND	PHR	015	TO CONN CKT	
-48VRTNE	PHR	016	TO CONN CKT	
-48VRTNF	PHR	114	TO CONN CKT	
-48VRTNG	PHR	115	TO CONN CKT	
-48VRTNH	PHR	116	TO CONN CKT	
FA	OT	314	6/2 TO CONN CKT	
GRDA	OT	201 202 203		
	OT	204 205 206		
	OT	207 208 300		
	OT	301 302 303		
	O.	304 305 306		
	OT	307 I 113		
GRDB	GRD	111 319 OGD		
	GRD	2GD 200 319		

SYMBOL NO. 1 (CONT)
POWER CONVERTER

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
PH1	05-39	J87421A	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
NPA	I	315	6/2 TO CONN CKT	
PA	OT	313	6/2 TO CONN CKT	
PAT	I	312	6/2 TO CONN CKT	
CP INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+24V	PHR	012	6/1	
+24VS	PHR	112	6/1	
	I	011	6/3	
+5VB	I	210	6/3	
	OT	001	5/1, 6/4	
	OT	002	6/2	
	OT	003	6/2	
	OT	004	6/2	
	OT	005	6/2	
	OT	006	6/2	
	OT	007	6/2	
	OT	100	6/2	
	OT	101	6/2	
	OT	102	6/2	
	OT	103	6/2	
	OT	104	6/2	
	OT	105	6/2	
	OT	106	6/2	
-48VA	PHR	019	6/3 TO CONN CKT	
-48VAB	PHR	018	TO CONN CKT	
-48VAC	PHR	017	TO CONN CKT	
-48VAD	PHR	117	TO CONN CKT	
-48VAE	PHR	118	TO CONN CKT	
-48VAF	PHR	119	TO CONN CKT	
-48VRTNA	I	014	TO CONN CKT	
-48VRTNI	PHR	015	TO CONN CKT	
-48VRTNJ	PHR	016	TO CONN CKT	
-48VRTNK	PHR	116	TO CONN CKT	
-48VRTNL	PHR	115	TO CONN CKT	
-48VRTNM	PHR	114	TO CONN CKT	
FA	OT	314	6/1	
GRDB	OT	201 202 203	6/2 6/2 6/2	
	OT	204 205 206	6/2 6/2 6/2	

SYMBOL NO. 2
POWER CONVERTER

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
PH2	05-44	J87421A	A	
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
GRDB	OT	207	6/2	
	OT	208	6/3	
	I	300	6/2	
	OT	301	6/2	
	OT	302	6/2	
	OT	303	6/2	
	OT	304	6/2	
	OT	305	6/2	
	OT	306	6/2	
	OT	307	6/2	
	I	013	6/2	
	I	113	6/2	
GRD	OGD			203
GRD	111			203
GRD	2GD			203
GRD	200			203
GRD	319			203
I	315		TO CONN CKT 6/1	
NPA				
PA	OT	313	6/1	
PAT	I	312	6/1	

SYMBOL NO. 3
POWER SWITCH

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
SW1	01-39	(NOTE 206)		
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+24V	PHR	1C	6/1	
+24VS	OT	A	(2)7/2	
	I		5/1, 6/1	
			6/2, 6/4	
	OT	1ND	6/3	
-48VA	PHR	3C	6/2	
-48VB	I	5C	6/4	
-48VBS	O	5ND	5/1, 6/4	
GRDB	I	B	6/2	
PN48	O	3ND	3/3, (2)7/2	

SYMBOL NO. 4

DESIG	EOPT LOC	CODE	ELEM IDENT	OPT
TS1	01-40R	KS-20856, L6		
FS INFO				
LEAD DESIG	FUNC	TERM.	DESTINATION	NOTE
+24VS	I	5B	6/3	
+5VB	I	5T	6/3	
	PWR	6B	6/2	
-48VB	PWR	6T	6/2	
	I	1B	6/3	
	I	1T	6/3	
			TO CONN CKT	
-48VBS	I	4B	6/3	
	I	4T	6/3	
-48VRTNB	I	2B	5/1	
			5/1	
			TO CONN CKT	
FG-AA	GRD	3T	TO CONN CKT	
FRGRD	GRD	3T	5/1	
			TO CONN CKT	
GRDA	GRD	3B		
GRDB	GRD	3B		

PART OF FS 6
SYMBOL(S) 1 2 3 4

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES		SD-1C904-01	
		B6CA	

PRINTED IN U. S. A.


07/13/77

PART OF FS 7 SYNCHRONOUS DATA SET CONTROLLER INTERCONNECTION AND FLOW DIAGRAM

NOTES:

- REFER TO APPROPRIATE SD FOR INFORMATION ON USER SUPPLIED DATA SET. RECOMMENDED NEW FAMILY DATA SETS WITH WHICH THE SDSC IS COMPATIBLE ARE:

201C 2400 BPS, SWITCHED NETWORK OR PRIVATE LINE
208A 4800 BPS, 4 WIRE PRIVATE LINE
208B 4800 BPS, SWITCHED NETWORK
209A 9600 BPS, 4 WIRE PRIVATE LINE



PART OF FS 7 INTERCONNECTION AND FLOW DIAGRAM

DATA TAPE CONTROLLER		DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-IC904-01	B7AA	

PRINTED IN U.S.A.

PART OF FS 7
SYNCHRONOUS DATA SET CONTROLLER

SYMBOL/LEAD DESIGNATION

SYMBOL/LEAD DESIGNATION

DEFINITION

*24VS	+24 VOLT POWER BUS FROM THE TDC POWER SWITCH
*5VA	+5 VOLT POWER BUS A
AGRD0	GROUND STRAP
BACR0	SERIAL BUFFER BUS CARRY PULSE INDICATING THAT THE ON-LINE (ACTIVE) DATA BUFFER HAS BEEN EITHER FILLED OR EMPTIED, ACTIVE LOW
BGRD0	GROUND STRAP
BOFL0	SERIAL BUFFER BUS OVERFLOW INDICATION, ACTIVE LOW
BR0	OFF-LINE BUFFER READY FOR SERVICING FLAG, ACTIVE LOW
BSPD0	SERIAL BUFFER BUS DATA SHIFT PULSE, ACTIVE LOW
CLK	COMMON PARALLEL BUS SQUARE WAVE CLOCK PULSE TRAIN WITH 600 NS PERIOD
CLRFF1	CLEAR THE FILL FLIP-FLOP, ACTIVE HIGH
CTSP-CB	CLEAR TO SEND EIA LEVEL FROM DATA SET
DCDP-CF	RECEIVED CARRIER DETECT FROM DATA SET
DCD0	RECEIVED CARRIER DETECT, ACTIVE LOW
DSRP-CC	DATA SET READY EIA LEVEL FROM DATA SET
DSR0	DATA SET READY, ACTIVE LOW
DTRB1	DATA TERMINAL READY, ACTIVE HIGH
DTRP-CD	DATA TERMINAL READY EIA LEVEL TO DATA SET
EOMP1	END OF MESSAGE PULSE, ACTIVE HIGH
ER0	REQUEST TO THE SPI TO TRANSMIT AN ERROR START CODE IN THE CURRENT STATUS REPLY TO THE CC, LOW ACTIVE
EST0	ENABLE SDSC STATUS REPLY, ACTIVE LOW
FILL0	SERIAL BUFFER BUS FILL OPERATION REQUEST, ACTIVE LOW
GPR0	REPLY FROM BT TO ACKNOWLEDGE THE RECEIPT OF A GPO REQUEST, ACTIVE LOW
GPO	REQUEST TO BT TO GENERATE PARITY OVER THE STATUS REPLY CURRENTLY RESIDING ON THE COMMON PARALLEL BUS
HBQ81	STRAP BETWEEN INPUT REGISTERS
INP(00-15)0	COMMON PARALLEL BUS BITS (00-15) LOW = LOGICAL ONE
INIT0	TDC INITIALIZE COMMAND, LOW ACTIVE
PN48	-48 VOLT POWER FROM TDC POWER SWITCH TO BUF CIRCUIT (SUPPLIED FROM -48VA)
RCDET1	RECEIVE CLOCK DETECT, ACTIVE HIGH
RCP-DD	RECEIVE CLOCK EIA PULSE TRAIN FROM DATA SET
RC0	ADDRESS DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS AND INTERPRET THEM AS A COMMAND, LOW, ACTIVE
RDN-BB	RECEIVE DATA EIA PULSE TRAIN FROM DATA SET
R00	ADDRESSED DEVICE TO RECEIVE THE DATA ON THE COMMON PARALLEL BUS, ACTIVE LOW

SYMBOL/LEAD DESIGNATION

SYMBOL/LEAD DESIGNATION

DEFINITION

RECB0	RECEIVE ENABLE, ACTIVE LOW
RECRS1	RECEIVE STATE RESET PULSE, ACTIVE HIGH (STRAP)
RNGP-CE	RINGING EIA LEVEL FROM DATA SET
RNG0	TEL SET RINGING, ACTIVE LOW
RTSB0	REQUEST TO SEND, ACTIVE LOW
RTSP-CA	REQUEST TO SEND EIA LEVEL TO DATA SET
SDIN0	SERIAL BUFFER BUS DATA INPUT TO THE BUFFER UNIT, LOW = LOGICAL ONE
SDOT0	SERIAL BUFFER BUS DATA OUTPUT FROM THE BUFFER UNIT LOW = LOGICAL ONE
SG-AB	SIGNAL GROUND TO DATA SET
SST0	ADDRESSED DEVICE REQUESTED TO GATE A STATUS REPLY ON THE COMMON PARALLEL BUS, ACTIVE LOW
SYN0	A SYNCHRONIZING SIGNAL TO THE SPI WHICH INDICATES THAT A DEVICE HAS SENSED A COMMAND ON THE PARALLEL BUS, ACTIVE LOW
TCP-DB	TRANSMIT CLOCK EIA PULSE TRAIN FROM DATA SET
TRDN-BA	TRANSMIT DATA EIA PULSE TRAIN TO DATA SET
WAIT0	A REQUEST TO THE SPI TO WAIT UNTIL THE DEVICE HAS HAD TIME TO ACT UPON A COMMAND BEFORE REMOVING THAT COMMAND FROM THE COMMON PARALLEL BUS, ACTIVE LOW

TAPE DATA CONTROLLER

DWG SIZE
C2

ISSUE
5AC

BELL LABORATORIES

SD-1C904-01

B7AB

PRINTED IN U. S. A.

06/15/77

PART OF FS 7 SYNCHRONOUS DATA SET CONTROLLER

SYMBOL NO. 1 SYNCHRONOUS DATA SET CONTROLLER-A

SYMBOL NO. 2 SYNCHRONOUS DATA SET CONTROLLER-B

DESIG	EOPT	LOC	CODE	ELEM	IDENT	OPT
SDSC-A	05-25	JK14		A		(Y)
FS INFO			CP INFO			
LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD. LOC
+5VA	PHR	000			203	+5
	PHR	119			203	+5
AGRD0	I	306	(2)7/1			AGRD0 3A5
	GRD	200				GRD 3A1
BACR0	I	018	3/4			BACR0 2A4
BOFL0	I	313	3/2			BOFL0 2A6
BR0	I	015	3/2			BR0 2A8
CLK	I	103	1/3			CLK 3H1
CLRFF1	0	203	(2)7/2			CLRFF1 3H1
DCD0	I	204	(2)7/2			DCD0 3A8
DSR0	I	108	(2)7/2			DSR0 3A9
DTRB1	0	003	(2)7/2			DTRB1 3H9
EOMP1	0	100	(2)7/2			EOMP1 3H6
ERO	OT	117	2/1			ERO 2H1
EST0	0	213	(2)7/2			EST0 2H5
GPR0	I	101	2/1			GPR0 2A6
GP0	OT	202	3/1		203	GP0 2H7
GRDA	GRD	060			203	GRD 2H7
	GRD	260			203	GRD 2H7
	GRD	200			203	GRD 2H7
	GRD	319			203	GRD 2H7
INF000	I	215	1/1			INF000 2A2
INF010	I	314	1/1			INF010 2A2
INF020	I	211	1/1			INF020 2A1
INF030	I	310	1/1			INF030 2A1
INF040	I	116	1/1			INF040 2A0
INF050	I	214	1/1			INF050 2A0
INF090	I	305	1/1			INF090 3A5
INF100	I	010	1/1			INF100 3A4
INF110	I	109	1/1			INF110 3A2
INF120	I	207	1/1			INF120 3A1
INF130	I	307	1/1			INF130 3A0
INF140	I	312	1/1			INF140 2A5
INF150	OT	212	1/1			INF150 3H8
INIT0	I	318	1/3			INIT0 2A2
RCDET1	I	302	(2)7/2			RCDET1 3A6
RC0	I	216	1/3			RC0 2A3
RDO	I	007	1/3			RDO 2A3
RECB0	0	019	(2)7/2			RECB0 3H5
RECRS1	I	201	(2)7/1			RECRS1 3A4
	0	301				RECRS1 3A4
RNG0	I	008	(2)7/2			RNG0 3A8
RTS80	0	001	(2)7/2			RTS80 3H4
SST0	I	217	1/3			SST0 2A7
SYNC0	OT	303	2/1			SYNC0 2H1
WAIT0	OT	104	2/1			WAIT0 2H6


DESIG	EOPT	LOC	CODE	ELEM	IDENT	OPT
SDSC-B	05-24	JK15		A		(Y)
FS INFO			CP INFO			
LEAD	DESIG	FUNC	TERM.	DESTINATION	NOTE	TERM. MOD. LOC
+24VS	PHR	004				-12V 3B4
	PHR	202				+12V 3B3
	PHR	003	6/3			+24VS 3B3
+5VA	PHR	000			203	+5
	PHR	119			203	+5
BGRD0	I	306	(2)7/2			BGRD0 2A6
	GRD	200				GRD 2H7
BSHP0	OT	019	4/3			BSHP0 2H7
CLRFF1	I	114	(2)7/1			CLRFF1 2A0
CTSP-CB	I	218	TO CONN CKT			CTSP-CB 2A8
DCDP-CF	I	313	TO CONN CKT			DCDP-CF 3B1
DCD0	0	113	(2)7/1			DCD0 3G0
DSRP-CC	I	317	TO CONN CKT			DSRP-CC 3B2
DSR0	0	217	(2)7/1			DSR0 3G2
DTRB1	I	008	(2)7/1			DTRB1 3B5
DTRP-CD	0	310	TO CONN CKT			DTRP-CD 3G5
EOMP1	I	115	(2)7/1			EOMP1 2A0
EST0	I	209	(2)7/1			EST0 2A6
FILL0	OT	016	4/3		203	FILL0 2H0
GRDA	GRD	060			203	GRD 2H0
	GRD	260			203	GRD 2H0
	GRD	200			203	GRD 2H0
	GRD	319			203	GRD 2H0
HBQ81	I	309	(2)7/2			HBQ81 2A4
	0	012				HBQ81 2H6
INF060	OT	205	1/1			INF060 2H3
INF070	OT	304	1/1			INF070 2H3
INF080	OT	206	1/1			INF080 2H4
INF090	OT	305	1/1			INF090 2H2
INF100	OT	010	1/1			INF100 2H5
PN48	I	002	6/3			PN48 3B4
RCDET1	0	015	(2)7/1			RCDET1 2H1
RCP-DD	I	213	TO CONN CKT			RCP-DD 2A1
RDN-BB	I	214	TO CONN CKT			RDN-BB 2A2
RECB0	I	111	(2)7/1			RECB0 2A2
RNGP-CE	I	314	TO CONN CKT			RNGP-CE 3B1
RNG0	0	316	(2)7/1			RNG0 3G1
RTS80	I	108	(2)7/1			RTS80 2A7
RTSP-CA	0	106	TO CONN CKT			RTSP-CA 2H9
SDIN0	OT	117	3/2			SDIN0 2H5
SDOT0	I	014	3/4			SDOT0 2A8
SG-AB	GRD	210	TO CONN CKT			SG-AB 3G6
TCP-DB	I	318	TO CONN CKT			TCP-DB 2A6
TRDN-BA	0	105	TO CONN CKT			TRDN-BA 2H8

PART OF FS 7
SYMBOL(S) 1 2

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES		SD-1C904-01	
		B7CA	

PRINTED IN U. S. A. 07/13/77

PART OF FS 7
 SYNCHRONOUS DATA SET CONTROLLER
 COMPOSITE DIAGRAM 1
 FUNCTIONAL DIAGRAM OF SDSC



PART OF FS 7
 COMPOSITE DIAGRAM 1

TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		65	5AC
BELL LABORATORIES	SD-1C904-01		B7GA

PART OF FS 7
SYNCHRONOUS DATA SET CONTROLLER
COMPOSITE DIAGRAM 2
DESCRIPTION OF OPERATION

1. GENERAL INFORMATION

- 1.1 THE SDSC CIRCUIT PACKS ARE A USER SPECIFIED OPTION TO THE TDC CIRCUIT AND MAY BE PURCHASED SEPARATELY. TDC'S BUILT AFTER MID 1977 WILL HAVE BACKPLANE WIRING FACTORY INSTALLED. WIRING LISTS ARE AVAILABLE FOR USERS WISHING TO RETROFIT EXISTING TDCS. THE SDSC IS REQUIRED FOR 2B ESS OFFICES USING THE EF2 GENERIC.
- 1.2 THE SDSC SENDS AND RECEIVES EIA STANDARD SIGNALS FOR USE BY A USER SUPPLIED DATA SET WHICH MAY BE LOCATED UP TO 50 WIRE FEET AWAY FROM THE TDC. THE TDC BACKPLANE CONTAINS A KS-19088, L14 CONNECTOR TO MATE WITH ALL EIA BINARY SYNCHRONOUS HALF DUPLEX DATA SETS WITH A USER SUPPLIED CABLE.
- 1.3 THE SDSC HAS THE CAPABILITY TO OPERATE AT 2K, 2.4K, 4.8K AND 9.6K BITS PER SECOND. NO ALTERATION OF THE SDSC IS REQUIRED TO OPERATE AT THE VARIOUS DATA RATES. IT IS NECESSARY THAT SPEED AND FUNCTION COMPATIBLE DATA SETS BE USED AT OPPOSITE ENDS OF THE DATA LINK.
- 1.4 PRIOR TO ATTACHING A DATA SET TO THE SDSC THE FOLLOWING OPTIONS INTERNAL TO THE DATA SET SHOULD BE CHECKED PER THE APPROPRIATE BSP. ALL OTHER OPTIONS AS SUPPLIED BY THE FACTORY.
 - 1.4.1. GROUNDING - FOR ESS USE FRAME GROUND MUST BE SEPARATED FROM SIGNAL GROUND.
 - 1.4.2. AUTOMATIC ANSWER - PER PROGRAM REQUIREMENTS
 - 1.4.3. TRANSMIT LINE SENSITIVITY LEVEL - PER OFFICE REQUIREMENTS
- 1.5 THE SDSC WILL ONLY OPERATE IN HALF-DUPLEX MODE. E.G. IT MAY NOT BE USED TO SIMULTANEOUSLY TRANSMIT AND RECEIVE.
- 1.6 THE SDSC IS TRANSPARENT TO THE PROTOCOL USED. IT IS ALSO TRANSPARENT TO THE DATA TRANSMITTED WITH THE EXCEPTION OF THE FIRST CHARACTERS WHICH MUST BE EIA STANDARD SYN CHARACTERS. THESE ARE USED FOR MESSAGE DETECTION AND DISCARDED. ALL OTHER DATA MANIPULATIONS MUST BE DONE BY THE PROGRAM.

2. CALLING SEQUENCE (NUMBERS IN CIRCLES REFER TO POINTS IN FIG. 1)

- 2.1 LINE INACTIVE, TRANSMIT CLOCK IS ALWAYS PRESENT FROM THE DATA SETS TO THE CUSTOMER EQUIPMENT (SDSC) AT BOTH ENDS OF THE LINE.
- 2.2 THE CALLING END HAS DIALED AND THE CALLED PHONE IS RINGING. THE LINE LIGHT ON THE CALLED PHONE IS FLASHING.
- 2.3 THE LINE KEY IS DEPRESSED (PLACING THE PHONE IN THE VOICE MODE), THE HANDSET IS PICKED UP, AND VOICE CONTACT IS ESTABLISHED.
- 2.4 THE FIRST PROGRAM ACTION TAKEN IS TO SET DATA TERMINAL READY. THE "TR" LAMP ON A 201-C DATA SET WILL BE LIT WHEN DTR IS ACTIVE.
- 2.5 THE DATA (RELEASE) KEY ON THE TEL. SET IS THEN DEPRESSED. THE LINE LIGHT SHOULD THEN ILLUMINATE AND THE HANDSET MAY BE HUNG UP WITHOUT DROPPING THE LINE.
- 2.6 APPROXIMATELY 55ms LATER THE DATA SET WILL ACTIVATE ITS READY BIT INDICATING DATA MODE AND ILLUMINATE THE "MR" LAMP (201-C).
- 2.7 THE ON STATE OF THE "MR" LAMP SHOULD NOT BE INTERPRETED TO MEAN THAT A DATA COMMUNICATIONS PATH EXISTS. THE CALLING STATION MUST ALSO BE IN THE DATA MODE.
- 2.8 EITHER END MAY INITIATE A DATA TRANSFER (DEPENDING UPON THE PROTOCOL) BUT FOR THE SAME OF THIS EXAMPLE WE WILL ASSUME THE CALLING END DOES SO.
- 2.9 THE CALLED (RECEIVING) END MUST SET ITS RECEIVE BIT ENABLING THE RECEIVE MESSAGE REGISTER AND THE CALLING (TRANSMITTING) END THEN SETS ITS TRANSMIT BIT WHICH ASSERTS REQUEST TO SEND TO THE DATA SET.
- 2.10 150ms LATER THE CALLING DATA SET REPLIES TO ITS SDSC WITH A CLEAR TO SEND.
- 2.11 APPROXIMATELY 5ms LATER THE CARRIER SENT BY THE CALLING END IS RECEIVED AND SYNCHRONIZED BY THE CALLED DATA SET WHICH BEGINS TO SEND CLOCK INFORMATION AND CARRIER DETECT TO THE CALLED SDSC.
- 2.12 ANY TIME AFTER CTS GOES ACTIVE THE CALLING SDSC IS FREE TO SEND DATA TO ITS DATA SET USING THE TRANSMIT CLOCK TO SHIFT DATA FROM THE TDC BUFFER CIRCUIT.
- 2.13 AFTER DETECTING TWO SYN CHARACTERS (026 OR 226) THE CALLED SDSC INDICATES SYNCHRONIZATION (INF 060).

2. CALLING SEQUENCE (CONT)


- 2.14 AS THE FIRST NON-SYN CHARACTER IS DETECTED THE SDSC WILL ASSERT "NEW MESSAGE" (INF 070).
- 2.15 AS THE CALLING END SENDS THE END OF ITS MESSAGE IT MAY DISABLE REQUEST TO SEND EITHER MANUALLY OR AUTOMATICALLY VIA THE ABE BIT. THIS IS IMMEDIATELY REFLECTED BY THE DATA SET REMOVING CLEAR TO SEND.
- 2.16 THE TRANSMITTING DATA CONTINUES TO RUN FOR SEVERAL CLOCK CYCLES CLEARING ITS INTERNAL REGISTERS OF ANY REMAINING BITS.
- 2.17 THE RECEIVING DATA SET SIMILARLY CONTINUES TO RUN FOR SEVERAL CYCLES FOR THE SAME REASON AND THEN DISABLES CARRIER DETECT TO THE CALLED SDSC.
- 2.18 THE SDSC SEES DCD GO AWAY AND REMOVES THE RECEIVE CLOCK (IF STILL PRESENT) CAUSING NEW MESSAGE AND SYNC TO GO INACTIVE. THIS TRIGGERS AN END OF MESSAGE PULSE AND FORCES A FILL OF THE TDC BUFFER CIRCUIT IF THE BUFFER READY FLAG IS NOT SET.
- 2.19 IF THE ACTION ON BUFFER END (ABE) BIT WAS SET IN THE TRANSMITTING SDSC, THE ACTION OF EMPTYING THE LAST BIT FROM THE BUFFER CIRCUIT WILL CLEAR THE TRANSMIT STATE (RTS) AND SET THE RECEIVE STATE. THIS OPENS THE LINE FOR TRANSMISSION IN THE REVERSE DIRECTION WHICH OCCURS IN THE SAME MANNER AS DESCRIBED IN 2.9 - 2.18.
- 2.20 COMMUNICATIONS TYPICALLY CONTINUE LIKE THIS WITH REPETITIVE LINE REVERSALS UNTIL ALL DATA IS TRANSMITTED.
- 2.21 DATA TRANSFER MAY BE INTERRUPTED AT ANY TIME TO RE-ESTABLISH VOICE CONTACT (SEE FIG. 2) OR TERMINATE THE CALL. TRANSFER TO VOICE MODE OR CALL TERMINATION MUST OCCUR AT BOTH ENDS OF THE LINE.
- 2.22 THE CALL IS TERMINATED BY EITHER TRANSFERING TO VOICE MODE AND HANGING UP OF, IF THE DATA SET IS OPTIONED FOR DTR CONTROL, BY REMOVING DATA TERMINAL READY.
- 2.23 THE LINE IS ACTUALLY TERMINATED 15ms LATER WHEN DATA SET READY GOES INACTIVE.

PART OF FS 7
COMPOSITE DIAGRAM 2

TAPE DATA CONTROLLER		DWG SIZE 6S	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	B7GB	

PRINTED IN U.S.A.

PART OF FS 7
SYNCHRONOUS DATA SET CONTROLLER
COMPOSITE DIAGRAM 3
TYPICAL CALLING SEQUENCE



THESE SIGNALS OCCUR IDENTICALLY AT THE OPPOSITE END OF THE LINE DURING THE REVERSE DATA TRANSFER. ALL SHOULD BE INACTIVE DURING NORMAL CALL TERMINATION.

- NOTES:
1. THE POINT AT WHICH DTR IS SET IS NOT CRITICAL AS LONG AS IT IS ACTIVE PRIOR TO PUTTING THE TEL SET INTO DATA MODE.
 2. OPTION SELECTABLE.
 3. RINGO IS ONLY ACTIVE AT THE TIME THE CALLED TEL SET IS ACTUALLY RINGING (THE SAME TIME AS THE TEL SET LINE LAMP IS LIT).
 4. TIMING FOR 2010C DATA SET ON 2 WIRE SWITCHED NETWORK ONLY.
 5. UNLESS OTHERWISE STATED, SIGNALS SHOWN ARE THE CALLED END OF THE LINE (THE END WHICH RECEIVES THE FIRST MESSAGE).
 6. REC31 MUST BE SET PRIOR TO RDATA1 GOING ACTIVE AND SHOULD BE SET PRIOR TO DECO GOING ACTIVE.
 7. REC31 IS ASSERTED BY THE CALLING END AUTOMATICALLY IF ABE WAS SENT.
 8. ALTHOUGH CTS GOES INACTIVE SIMULTANEOUSLY WITH RTS THERE IS AN EFFECTIVE INTERVAL OF 1-2ms WHEN RTS MAY BE REASSERTED WITHOUT INVOKING THE NORMAL 150ms DELAY.
 9. LINE DISCONNECT IS ACHIEVED IN DATA MODE BY REMOVING DTR, OR IN VOICE MODE BY HANGING UP THE HANDSET.
 10. DELAY INDICATED AT THESE POINTS IS VARIABLE TO A FUNCTION OF PROGRAM TIMING.

FIGURE 1

PART OF FS 7
COMPOSITE DIAGRAM 3

TAPE DATA CONTROLLER		DWG SIZE 6S	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01	B76C	

PRINTED IN U.S.A.

3. CALL ORIGINATION AND TERMINATION

- 3.1 A CALL MAY BE ORIGINATED EITHER MANUALLY AS SHOWN IN FIGURE 1, OR AUTOMATICALLY WITH AN AUTOMATIC CALLING UNIT (ACU). THE ACU MUST BE INTERFACED SEPARATELY FROM THE DATA SET.
- 3.2 SIMILARLY A CALL MAY BE ANSWERED MANUALLY AS PREVIOUSLY DESCRIBED, OR MAY BE AUTOMATICALLY ANSWERED BY THE DATA SET. THIS WILL OCCUR IF THE DATA SET IS OPTIONED FOR LINE CONTROL BY DTR (SEE APPROPRIATE DATA SET BSP) AND THE TEL. SET IS IN DATA MODE WITH DTR SET WHEN RING IS ACTIVE.

PART OF FS 7


SYNCHRONOUS DATA SET CONTROLLER

COMPOSITE DIAGRAM 4

CALL ORIGINATION AND TERMINATION FLOW CHART

NOTES:

1. THE ACTUAL POINT AT WHICH DTR IS SET IS NOT CRITICAL AS LONG AS IT IS SET PRIOR TO TRANSFERRING INTO DATA MODE.
2. DOUBLED BORDERED BOXES INDICATE SYSTEM SOFTWARE ACTION.



PART OF FS 7
COMPOSITE DIAGRAM 4

TAPE DATA CONTROLLER

DWG SIZE

65

ISSUE

5AC

BELL LABORATORIES

SD-IC904-01

B7GD

PRINTED IN U.S.A.

APP FIG. 1

CIRCUIT PACK

EOPT LOC	05-16	05-17	05-19	05-20	05-21	05-22	05-27	05-28	05-29	05-31	05-32	05-33	05-34	EOPT LOC
DESIG	BT-B	BT-A	CTTC-D	CTTC-C	CTTC-B	CTTC-A	BUF-D	BUF-C	BLF-B	BUF-A	SPI-C	SPI-B	SP1-A	DESIG
CODE	JK9	JK8	JK19	JK18	JK17	JK16	JK13	JK12	JK11	JK10	JK7	JK6	JK5	CODE
OPTION														OPTION
ELEM IDENT	CKT	CKT	CKT	CKT	CKT	CKT	CKT	CKT	CKT	CKT	CKT	CKT	CKT	ELEM IDENT
CKT	DESIG	FS/SYM	DESIG	FS/SYM	DESIG	FS/SYM	DESIG	FS/SYM	DESIG	FS/SYM	DESIG	FS/SYM	DESIG	FS/SYM
A		2/2		2/1		4/4		4/3		4/2		4/1		3/4
														3/3
														3/2
														3/1
														1/3
														1/2
														1/1
														A

CT TRANSPORT

OPTION	DESIG	FS/SYM	CODE
CTT-J5		5/2	P/O KS-21447,L2
CTT-J6		5/1	P/O KS-21447,L2

POWER MODULE

OPTION	DESIG	FS/SYM	CODE
PM1		6/1	J87421A
PM2		6/2	J87421A

SWITCH

OPTION	DESIG	FS/SYM	CODE
SW1		6/3	(NOTE 206)

APP FIG. 2

CIRCUIT PACK

EOPT LOC	05-24	05-25	EOPT LOC
DESIG	SDSC-B	SDSC-A	DESIG
CODE	JK15	JK14	CODE
OPTION	Y	Y	OPTION
ELEM IDENT	CKT	CKT	ELEM IDENT
CKT	DESIG	FS/SYM	DESIG
A		7/2	
			7/1
			A

ISSUE
5AC

TAPE DATA CONTROLLER

BELL TELEPHONE LABORATORIES
INCORPORATED

DWG SIZE
C2

SD-1C904-01-C1

SD-1C904-01-C1

CIRCUIT NOTES:

DESIG	FUSE AMP	POTENTIAL	ONE PER
-48VA	1-1/3	-48	APP FIG. 1
-48VB	2	-48	
+24V	3/4	+24	

<u>BATTERY SYMBOL</u>	<u>VOLTAGE RANGE</u>
+24	20.75-26.25
-48	42.75-52.5

EQUIPMENT NOTES:

201. UNLESS OTHERWISE SPECIFIED, ALL WIRING SHALL BE 30 GAUGE, AUTOMATICALLY INSTALLED, D-4 TYPE WIRING.
202. WIRING SHALL BE KS-21337 30 GAUGE TIGHT TWISTED PAIR.
203. PART OF ED-4C017-30 MULTILAYER BACKPLANE.
206. MASTER SPECIALTIES CO. SWITCH PART NO. 609-AB-C3-D1-F14-J1W-L3.
207. THE DATA SET MAY BE LOCATED IN ANY SPACE AVAILABLE AS LONG AS THE CONNECTING CIRCUIT CABLE DOES NOT EXCEED 50 FEET IN LENGTH.

INFORMATION NOTES:

301. UNLESS OTHERWISE SPECIFIED:
VALUES PRECEDED BY THE SYMBOL + (PLUS)
OR - (MINUS) ARE IN VOLTS.
302. IN SDCS APPLICATIONS OF THE TDC REFER TO
APPROPRIATE SD FOR INFORMATION ON USER SUPPLIED
DATA SET. SEE NOTE 1 ON FS 7 FOR SDCS COMPATIBLE
RECOMMENDED DATA SETS.

102.	FEATURE OR OPTION	PROVIDE		
		APP FIG.	APP OR WRG	QUANTITY
	TAPE DATA CONTROLLER	1		1 PER CKT
	SYNCHRONOUS DATA SET CONTROLLER APPARATUS WIRING ALWAYS REQD	2	Y	1 PER CKT
			Z	

[illegible]

5A

TAPE DATA CONTROLLER

1

SD-1C904-01-D1

BELL TELEPHONE LABORATORIES
INCORPORATED

T

RESEARCH


NOTES:

1. UNLESS OTHERWISE SPECIFIED WIRING SHALL BE 26 GA, BY, TIGHT TWISTED PAIR.
2. WIRING SHALL BE 16 GA, KS-13385 STRANDED WIRE.
3. WIRING SHALL BE 18 GA, KS-13385 STRANDED WIRE.
4. WIRING SHALL BE 20 GA, BW TYPE WIRE.
5. WIRING SHALL BE 22 GA, BU TYPE WIRE.
6. WIRING SHALL BE KS-21336, 28 GA WIRE.
7. WIRING SHALL BE KS-21336, 30 GA WIRE.
8. WIRE METHOD OF CA3 IS DEFINED AS PART OF CABLE ASSEMBLY ED4C084-10.
9. THE FOLLOWING CODES OF CONNECTORS ARE USED:

J1-J6 KS-20865, L1; MATING CABLE CONNECTOR KS-20864, L9.
 J7, J8 943AJ
 J9 KS-16785, L11
 J10 KS-16785, L15
 J11-J13 942C
 J14, J15 943AJ
 J16 KS-19088, L14; MATING CABLE CONNECTOR KS-19087, L7


10. THIS TERMINAL IS A STANDARD COAXIAL TERMINATION FIELD (CTF) GROUND PIN. IT'S GROUND IS COMMON WITH ALL GROUND TERMINALS VIA THE MULTILAYER PRINTED WIRING BOARD (MLPWB), ED4C017-30, GROUND PLANE.
11. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
.....NO CAD APPARATUS INVOLVED.....									
TO CAD 3	GRUB	CA3			GRUB	01-39 SW	B		7
TO CAD 3	+24V	CA3			+24V	01-39 SW	1C		6



12. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
.....J7									
	+5VB	HC		05-44	JACK/PM				(NOTE 12).....
	+5VB	HC		100	+5VB				
	+5VB	HC		101	+5VB				
	+5VB	HC		102	+5VB				
	+5VB	HC		103	+5VB				
	+5VB	HC		104	+5VB				
	+5VB	HC		105	+5VB				
TO CAD 7	+5VB	HC		106	+5VB				
	+5VB	CA3		107	+5VB				



13. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
TO CAD 2	-48VB	CA3		01-40R	TS	(NOTE 13).....			
TO CONN CKT	-48VB			1B	-48VB				6
TO CAD 10	-48VRTNB	HC		1T	-48VRTNB				
TO CONN CKT	-48VRTNB	CA3		2B	-48VRTNB				3
	-48VRTNB			2T	-48VRTNB				
TO CONN CKT	-48VB			1T	1B				
TO CAD 2	-48VB								
TO CONN CKT	-48VRTNB			2T	2B				
TO CAD 10	-48VRTNB								

14. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:


TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
TO CAD 10	J11	CA3		06-21	JACK/CTF	(NOTE 14).....			
TO CAD 10	TTREWC0G	CA3	P1	14	TTREWC0G				10
TO CAD 11	TTREWC0G	CA3	P1	15	TTREWC0G	05-22 CP	111		
TO CAD 11	RDCLK0G	CA3	P2	24	RDCLK0G	05-21 CP	218		10
TO CAD 11	RDCLK0G	CA3	P2	25	RDCLK0G	05-21 CP	218		

15. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
TO CONN CKT	J1 (MYINTB)			01-27R	CONNECTOR	(NOTE 15).....			
TO CONN CKT	MYINTBP	CX1		1	MYINTBP	05-34 CP	317		202
	MYINTB4	CX1		2	MYINTBN	05-34 CP	218		202

16. THE FOLLOWING SHOWS THE SYMBOLIC EQUIVALENT OF THE TABULAR REPRESENTATION:

TO CONNECTION					FROM CONNECTION				
DESTINATION	LEAD DESIG	WIRE METHOD	SYM	TERMINAL	LEAD DESIG	TO TERMINATION	TERMINAL	OPT	NOTE
TO CAD 9	+5VB	CA3		04-31S	LUG	(NOTE 16).....			4
TO CAD 5	+5VB	CA3		+5V	+5VB				2



TAPE DATA CONTROLLER		DWG SIZE	ISSUE
		6S	5AC
BELL LABORATORIES		SD-1C904-01	
		GBI	

CAD 1
UNIT SYMBOL

ELEMENT IDENTIFIER

A

TDC SPI

TERM. MODIFIER	FUNC	ACCESS TERM.	FS TERM.	LOC FS/SYM	NOTE
MYINTAN	O	02-27R-2	05-34-219	1/1	202
MYINTAP	O	02-27R-1	05-34-318	1/1	202
MYINTBN	O	01-27R-2	05-34-218	1/1	202
MYINTBP	O	01-27R-1	05-34-317	1/1	202
MYRAN	I	02-28R-2	05-33-311	1/2	202
MYRAP	I	02-28R-1	05-33-213	1/2	202
MYRBN	I	01-28R-2	05-33-208	1/2	202
MYRBP	I	01-28R-1	05-33-308	1/2	202
MYSAN	O	02-30R-2	05-33-118	1/2	202
MYSAP	O	02-30R-1	05-33-218	1/2	202
MYSBN	O	01-30R-2	05-33-219	1/2	202
MYCBP	O	01-30R-1	05-33-318	1/2	202

ELEMENT IDENTIFIER

C

SYNCHRONOUS DATA SET CONTROLLER

TERM. MODIFIER	FUNC	ACCESS TERM.	FS TERM.	LOC FS/SYM	NOTE
CTSP-CB	I	01-19-5F	05-24-218	7/2	2
DCDP-CF	I	01-19-8F	05-24-313	7/2	207
DSRP-CC	I	01-19-6F	05-24-317	7/2	207
DTRP-CD	O	01-19-20F	05-24-310	7/2	2
FG-AA	G	01-19-1F	01-40R-3T	6/4	207
RCP-DD	I	01-19-17F	05-24-213	7/2	207
RDN-BB	I	01-19-3F	05-24-214	7/2	2
RNGP-CE	I	01-19-22F	05-24-314	7/2	207
RTSP-CA	O	01-19-4F	05-24-106	7/2	207
SC-AB	G	01-19-7F	05-24-210	7/2	2
TCP-DB	I	01-19-15F	05-24-318	7/2	207
TRDN-BA	O	01-19-2F	05-24-105	7/2	207

ELEMENT IDENTIFIER

B

TDC PWR

TERM. MODIFIER	FUNC	ACCESS TERM.	FS TERM.	LOC FS/SYM	NOTE
+24V	P	05-44-112	05-39-112	6/1	
+24V	P	05-44-012	05-39-112	6/1	
-48VA	P	05-44-019	05-44-019	6/2	
-48VAB	P	05-44-018	05-44-018	6/2	
-48VAL	P	05-44-017	05-44-017	6/2	
-48VAD	P	05-44-117	05-44-117	6/2	
-48VAE	P	05-44-118	05-44-118	6/2	
-48VAF	P	05-44-119	05-44-119	6/2	
-48VAG	P	05-39-119	05-39-119	6/1	
-48VAH	P	05-39-118	05-39-118	6/1	
-48VAI	P	05-39-117	05-39-117	6/1	
-48VAJ	P	05-39-017	05-39-017	6/1	
-48VAK	P	05-39-018	05-39-018	6/1	
-48VAL	P	05-39-019	05-39-019	6/1	
-48VB	I	01-40R-1T	01-40R-1T	6/4	
-48VRTNA	I	05-44-014	05-44-014	6/2	
-48VRTNB	I	01-40R-2T	01-40R-2T	6/4	
-48VRTNC	I	05-39-014	05-39-014	6/1	
-48VRTND	P	05-39-015	05-39-015	6/1	
-48VRTNE	P	05-39-016	05-39-016	6/1	
-48VRTNF	P	05-39-114	05-39-114	6/1	
-48VRTNG	P	05-39-115	05-39-115	6/1	
-48VRTNH	P	05-39-116	05-39-116	6/1	
-48VRTNI	P	05-44-015	05-44-015	6/2	
-48VRTNJ	P	05-44-016	05-44-016	6/2	
-48VRTNK	P	05-44-116	05-44-116	6/2	
-48VRTNL	P	05-44-115	05-44-115	6/2	
-48VRTNM	P	05-44-114	05-44-114	6/2	
FA	O	05-44-314	05-39-314	6/1	
FRGRD	G	01-40R-3T	01-40R-3T	6/4	
GRDB	G	05-44-319	05-44-319	6/2	
NPA	I	05-44-315	05-39-315	6/1	
PA	O	05-44-313	05-39-313	6/1	
PA	O	05-44-310	05-39-313	6/1	
PAT	I	05-44-312	05-39-312	6/1	

TAPE DATA CONTROLLER

DWG SIZE
C2

ISSUE
5AC

BELL LABORATORIES

SD-1C904-01

GB2

PRINTED IN U. S. A.

07/13/77

0123456789									
A									
CAD 2									
POWER									
TO CONNECTION									
FROM CONNECTION									
DESTINATION									
LEAD DESIG									
METHOD									
WIRE SYM									
TERMINAL									
LEAD DESIG									
TERMINATION									
TERMINAL									
OPT									
NOTE									
.....NO CAD APPARATUS INVOLVED.....									
TO CAD 4									
TO CAD 9									
TO CAD 15									
TO CAD 3									
TO CAD 9									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									
TO CAD 3									

TAPE DATA CONTROLLER

DWG SIZE

2

ISSUE

2A

BELL LABORATORIES

SD-1C904-01

GB3

0123456789

PRINTED IN U. S. A. 10/16/75

CAD 10

CTT CONNECTIONS

TO CONNECTION				FROM CONNECTION					
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE
.....J9 04-04R JACK/CTT (NOTE 14).....									
TO CAD 14	TTMSTPO	CA3	P1	2	TTMSTPO				
TO CAD 12	TTMSTPOG	CA3	P1	3	TTMSTPOG				
	TTFFOG	CA3	P2	4	TTFFOG				
TO CAD 14	TTSF0G	CA3	P3	5	TTSF0G				
TO CAD 12	TTBOTAOG	CA3	P17	7	TTBOTAOG				
	TTFR0G	CA3	P4	8	TTFR0G				
	TTSR0G	CA3	P5	9	TTSR0G				
TO CAD 14	TTSELOG	CA3	P6	10	TTSELOG				
TO CAD 12	TTINITOG	CA3	P7	11	TTINITOG				
TO CAD 14	TTREWCOG	CA3	P8	12	TTREWCOG				
TO CAD 13	MANENOG	CA3	P9	13	MANENOG				
	TTROYOG	CA3	P10	14	TTROYOG				
	RWDINGOG	CA3	P11	15	RWDINGOG				
	TOROG	CA3	P12	16	TOROG				
	TIMAOG	CA3	P13	17	TIMAOG				
	TTETAOG	CA3	P14	18	TTETAOG				
	LPEWOG	CA3	P15	19	LPEWOG				
TO CAD 9	CARTWEOG	CA3	P16	20	CARTWEOG				
	FRGRD	CA3		21	FRGRD				
	-48VRTNB	CA3		22	-48VRTNB				
	+5VB	CA3		24	+5VB				
TO CAD 12	-48VBS	CA3		25	-48VBS				
	TTFFO	CA3	P2	26	TTFFO				
	TTSF0	CA3	P3	27	TTSF0				
	TTFR0	CA3	P4	28	TTFR0				
	TTSR0	CA3	P5	29	TTSR0				
TO CAD 14	TTSELO	CA3	P6	30	TTSELO				
TO CAD 12	TTINITO	CA3	P7	31	TTINITO				
TO CAD 14	TTREWCO	CA3	P8	32	TTREWCO				
TO CAD 13	MANENO	CA3	P9	33	MANENO				
	TTROYO	CA3	P10	34	TTROYO				
	RWDINGAO	CA3	P11	36	RWDINGAO				
	TORO	CA3	P12	38	TORO				
TO CAD 14	TIMA0	CA3	P13	40	TIMA0				
TO CAD 13	TTBOTA0	CA3	P17	42	TTBOTA0				
	TTETA0	CA3	P14	44	TTETA0				
	LPEW0	CA3	P15	47	LPEW0				
TO CAD 9	CARTWEO	CA3	P16	49	CARTWEO				
	+24VS	CA3		50	+24VS				

CAD 12

CTF CONNECTIONS

TO CONNECTION				FROM CONNECTION					
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE
.....J11 06-21 JACK/CTF (NOTE 14).....									
TO CAD 10	TTREWCOG	CA3	P1	14	TTREWCOG				
TO CAD 11	TTREWCO	CA3	P1	15	TTREWCO	05-22	CP	111	10
	RDCLOG	CA3	P2	24	RDCLOG				
	RDCLO	CA3	P2	25	RDCLO	05-21	CP	218	10
	RDDATAOG	CA3	P3	34	RDDATAOG				
	RDDATA0	CA3	P3	35	RDDATA0	05-21	CP	318	10
.....J11 06-22 JACK/CTF (NOTE 14).....									
TO CAD 10	TTSELOG	CA3	P4	04	TTSELOG				
	TTSELO	CA3	P4	05	TTSELO	05-22	CP	315	10
	TTSF0G	CA3	P5	14	TTSF0G				
	TTSF0	CA3	P5	15	TTSF0	05-22	CP	116	10
	TTFR0G	CA3	P6	24	TTFR0G				
	TTFR0	CA3	P6	25	TTFR0	05-22	CP	016	10
	TTFFOG	CA3	P7	34	TTFFOG				
	TTFFO	CA3	P7	35	TTFFO	05-22	CP	216	10
.....J11 06-23 JACK/CTF (NOTE 14).....									
TO CAD 10	TTSR0G	CA3	P8	04	TTSR0G				
TO CAD 11	TTSR0	CA3	P8	05	TTSR0	05-22	CP	316	10
	WRENABOG	CA3	P9	14	WRENABOG				
	WRENAB0	CA3	P9	15	WRENAB0	05-22	CP	100	10

CAD 13

CTF CONNECTIONS

TO CONNECTION				FROM CONNECTION					
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE
.....J12 06-18 JACK/CTF (NOTE 14).....									
TO CAD 10	CARTWEOG	CA3	P1	34	CARTWEOG				
	CARTWEO	CA3	P1	35	CARTWEO	05-19	CP	201	10
.....J12 06-19 JACK/CTF (NOTE 14).....									
TO CAD 10	TIMAOG	CA3	P2	04	TIMAOG				
	TIMA0	CA3	P2	05	TIMA0	05-19	CP	118	10
	TOROG	CA3	P3	14	TOROG				
	TORO	CA3	P3	15	TORO	05-19	CP	018	10
	RWDINGOG	CA3	P4	24	RWDINGOG				
	RWDINGAO	CA3	P4	25	RWDINGAO	05-19	CP	019	10
	TTROYOG	CA3	P5	34	TTROYOG				
	TTROYO	CA3	P5	35	TTROYO	05-19	CP	301	10
.....J12 06-20 JACK/CTF (NOTE 14).....									
TO CAD 10	LPEWOG	CA3	P6	04	LPEWOG				
	LPEW0	CA3	P6	05	LPEW0	05-19	CP	300	10
	TTETAOG	CA3	P7	14	TTETAOG				
	TTETA0	CA3	P7	15	TTETA0	05-20	CP	113	10
TO CAD 11	DATDETOG	CA3	P8	24	DATDETOG				
	DATDETO	CA3	P8	25	DATDETO	05-19	CP	219	10
	WRDATAG	CA3	P9	34	WRDATAG				
	WRDATA	CA3	P9	35	WRDATA	05-20	CP	312	10

CAD 14

CTF CONNECTIONS

TO CONNECTION				FROM CONNECTION					
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE
.....J13 06-18 JACK/CTF (NOTE 14).....									
TO CAD 10	TTINITOG	CA3	P1	26	TTINITOG				
	TTINITO	CA3	P1	27	TTINITO	05-22	CP	209	10
	TTMSTPOG	CA3	P2	36	TTMSTPOG				
	TTMSTPO	CA3	P2	37	TTMSTPO	05-22	CP	309	10
.....J13 06-19 JACK/CTF (NOTE 14).....									
TO CAD 10	TTBOTAOG	CA3	P8	26	TTBOTAOG				
	TTBOTA0	CA3	P8	27	TTBOTA0	05-20	CP	302	10
	MANENOG	CA3	P3	36	MANENOG				
	MANENO	CA3	P3	37	MANENO	05-19	CP	009	10
.....J13 06-20 JACK/CTF (NOTE 14).....									
TO CAD 11	WTA0OG	CA3	P4	06	WTA0OG				
	WTA00	CA3	P4	07	WTA00	05-22	CP	218	10
	WTA1OG	CA3	P5	16	WTA1OG				
	WTA10	CA3	P5	17	WTA10	05-22	CP	017	10
	RTA0OG	CA3	P6	26	RTA0OG				
	RTA00	CA3	P6	27	RTA00	05-22	CP	117	10
	RTA1OG	CA3	P7	36	RTA1OG				
	RTA10	CA3	P7	37	RTA10	05-22	CP	317	10

CAD 15

POWER

TO CONNECTION				FROM CONNECTION					
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE
.....NO CAD APPARATUS INVOLVED.....									
TO CAD 2	PN48	CA3			PN48	05-28	CP	317	7

CAD 16

SPI CONNECTIONS

TO CONNECTION				FROM CONNECTION					
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE
.....J1(MYINTB) 01-27R CONNECTOR (NOTE 15).....									
TO CONN CKT	MYINTBP		DX1	1	MYINTBP	05-34	CP	317	202
	MYINTBN		DX1	2	MYINTBN	05-34	CP	218	202
.....J2(MYRB) 01-28R CONNECTOR (NOTE 15).....									
TO CONN CKT	MYRBP		DX2	1	MYRBP	05-33	CP	308	202
	MYRBN		DX2	2	MYRBN	05-33	CP	208	202

TAPE DATA CONTROLLER

DWG SIZE

C2

ISSUE

2A

BELL LABORATORIES

SD-1C904-01

GB4

PRINTED IN U. S. A.

10/16/75

CAD 16

(CONT'D)

CAD 19

SDSC CONNECTIONS

TO CONNECTION					FROM CONNECTION						
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE		
.....J3(MYSB) 01-30R					CONNECTOR (NOTE 15).....						
TO CONN CKT	MYSBP		CX3	1	MYSBP	05-33	CP	318	202		
I	MYSBN		CX3	2	MYSBN	05-33	CP	219	202		
.....J4(MYINTA) 02-27R					CONNECTOR (NOTE 15).....						
TO CONN CKT	MYINTAP		CX4	1	MYINTAP	05-34	CP	318	202		
I	MYINTAN		CX4	2	MYINTAN	05-34	CP	219	202		
.....J5(MYRA) 02-28R					CONNECTOR (NOTE 15).....						
TO CONN CKT	MYRAP		CX5	1	MYRAP	05-33	CP	213	202		
I	MYRAN		CX5	2	MYRAN	05-33	CP	311	202		
.....J6(MYSA) 02-30R					CONNECTOR (NOTE 15).....						
TO CONN CKT	MYSAP		CX6	1	MYSAP	05-33	CP	218	202		
I	MYSAN		CX6	2	MYSAN	05-33	CP	118	202		

TO CONNECTION					FROM CONNECTION						
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE		
.....J16					01-19					CONNECTOR (NOTE 15).....	
TO CONN CKT	FC-AA			1F	FG-AA	01-40R	TS	3T	Z	207	
	TRDN-BA			2F	TRDN-BA	05-24	CP	105	Z	207	
	RDN-BB			3F	RDN-BB	05-24	CP	214	Z	207	
	RTSP-CA			4F	RTSP-CA	05-24	CP	106	Z	207	
	CTSP-CB			5F	CTSP-CB	05-24	CP	218	Z	207	
	DSRP-CC			6F	DSRP-CC	05-24	CP	317	Z	207	
	SG-AB			7F	SG-AB	05-24	CP	210	Z	207	
	DCDP-CF			8F	DCDP-CF	05-24	CP	313	Z	207	
	TCP-DB			15F	TCP-DB	05-24	CP	318	Z	207	
	RCP-DD			17F	RCP-DD	05-24	CP	213	Z	207	
	DTRP-CD			20F	DTRP-CD	05-24	CP	310	Z	207	
	RNGP-CE			22F	RNGP-CE	05-24	CP	314	Z	207	

CAD 17

POWER

TO CONNECTION				FROM CONNECTION					
DESTINATION	LEAD DESIG	METHOD	WIRE SYM	TERMINAL	LEAD DESIG	TERMINATION	TERMINAL	OPT	NOTE
.....J14				05-44	JACK/PM	(NOTE 12).....			
	GRDB	MC		201	GRDB				
	GRDB	MC		202	GRDB				
	GRDB	MC		203	GRDB				
	GRDB	MC		204	GRDB				
	GRDB	MC		205	GRDB				
	GRDB	MC		206	GRDB				
	GRDB	MC		207	GRDB				
	GRDB	MC		300	GRDB				
	GRDB	MC		301	GRDB				
	GRDB	MC		302	GRDB				
	GRDB	MC		303	GRDB				
	GRDB	MC		304	GRDB				
	GRDB	MC		305	GRDB				
	GRDB	MC		306	GRDB				
TO CAD 7	GRDB	CA3		307	GRDB				

CAD 18

POWER

TO CONNECTION				FROM CONNECTION					
<u>DESTINATION</u>	<u>LEAD DESIG</u>	<u>METHOD</u>	<u>WIRE SYM</u>	<u>TERMINAL</u>	<u>LEAD DESIG</u>	<u>TERMINATION</u>	<u>TERMINAL</u>	<u>OPT</u>	<u>NOTE</u>
.....J15				05-39	JACK/PM	(NOTE 12).....			
	GRDA	MC		201	GRDA				
	GRDA	MC		202	GRDA				
	GRDA	MC		203	GRDA				
	GRDA	MC		204	GRDA				
	GRDA	MC		205	GRDA				
	GRDA	MC		206	GRDA				
	GRDA	MC		207	GRDA				
	GRDA	MC		300	GRDA				
	GRDA	MC		301	GRDA				
	GRDA	MC		302	GRDA				
	GRDA	MC		303	GRDA				
	GRDA	MC		304	GRDA				
	GRDA	MC		305	GRDA				
	GRDA	MC		306	GRDA				
TO CAD 8	GRDA	CA3		307	GRDA				

TAPE DATA CONTROLLER		DWG SIZE C2	ISSUE 5AC
BELL LABORATORIES	SD-1C904-01		GB5